SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

OCTOBER 1976 - REVISED MARCH 1988

- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

	TYPICAL MAXIMUM	TYPICAL
ΤΥΡΕ	CLOCK FREQUENCY	POWER DISSIPATION
′165	26 MHz	210 mW
'LS165A	35 MHz	90 mW

description

The '165 and 'LS165A are 8-bit serial shift registers that shift the data in the direction of Q_A toward Q_H when clocked. Parallel-in access to each stage is made available by eight individual direct data inputs that are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eighth bit. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

Clocking is accomplished through a 2-input positive-NOR gate, permitting one input to be used as a clockinhibit function. Holding either of the clock inputs high inhibits clocking and holding either clock input low with the shift/load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the shift/load input is high. Data at the parallel inputs are loaded directly into the register while the shift/load input is low independently of the levels of the clock, clock inhibit, or serial inputs.

FUNCTION TABLE

ſ	INPUTS					RNAL	OUTPUT
SHIFT/	CLOCK	01.004	SERIAL	PARALLEL		PUTS	
LOAD	INHIBIT	LUCK	SERIAL	ΑΗ	αĂ	āβ	ΦH
L	X	X	X	ah	а	b	h
н	L	L	×	×	Q _{A0}	OB0	Qно
н	L	↑	н	×	н	Q _{An}	Q _{Gn}
н	L	↑	L	×	L	Q _{An}	Q _{Gn}
н	н	×	x	×	Q _{A0}	OB0	а _{но}









logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54165, SN54LS165A, SN74165, SN74S165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS



2 TTL Devices





الهمان بينافعه معموران والم





Pin numbers shown are for D, J, N, and W packages.

TEXAS INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

.



SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL·LOAD 8·BIT SHIFT REGISTERS

CLOCK		
CLOCK INHIBIT	Ĺ	
	¯	l
SHIFT/LOAD		
	i E a l	
B	[Ĥ [] Ĺ	1 1 1
с <u>—</u>	H I	
□ □ —	<u> L</u>	
	Ĺ Ħ	
F		
		1
G	<u> </u> ¦ [_] L	· · · · · · · · · · · · · · · · · · ·
Ĥ	́́́́́́́́́́́́́, ₩	
оитрит Ф _Н – –		
	1	
		SERIAL SHIFT
	LOAD	
lute maximum ratings	over operating fre	ee-air temperature range (unless otherwise noted)
SN54LS1	65A, SN74LS165A	
Interemitter voltage (see Operating free-air temper	Note 2)	65, SN54LS165A
	SN741	65, SN74LS165A 0°C to
S 1. Voitage values, except in	nteremitter voltage, are en two emitters of a m	with respect to network ground terminal. ultiple-emitter transistor. This rating applies for the '165 to the shift/load input
	ex-minore inputs.	



.

SN54165, SN74165 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

		1.7.7
recommended	onerating	conditions
reconniciaca	Operating	Contaitions

		SN54165			SN74165			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-800			-800	μA	
Low-level output current, IOL			16			16	mA	
Clock frequency, fclock	0		20	0		20	MHz	
Width of clock input pulse, tw(clock)	25			25			ns	
Width of load input pulse, tw(load)	15			15			ns	
Clock-enable setup time, t _{su} (see Figure 1)	30			30			ns	
Parallel input setup time, t _{su} (see Figure 1)	10			10			ns	
Serial input setup time, t _{su} (see Figure 2)	20			20			ns	
Shift setup time, t _{su} (see Figure 2)	45			45			ns	
Hold time at any input, th	0			0			ns	
Operating free-air temperature, TA	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				versionet	5	SN5416	5	5	5		
PARAMETER		TEST CONDITIONS [†]		MIN	TYPI	MAX	MIN	TYP‡	MAX	UNIT	
νн	High-level input voltage				2			2			v
VIL	Low-level input voltage						0.8			0.8	V
Vik	Input clamp voltage		V _C _C = MIN,	I _I = -12 mA			-1.5			-1.5	V
	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} =800 μA	2.4	3.4		2.4	3.4	_	v
V _{OL}	Low-level output voltage		V _{CC} = MIN, V _{II} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	v
<u>h</u>	Input current at maximur	n input voltage	V _{CC} = MAX,				1			1	mA
		Shift/load	V _{CC} = MAX,	$V_{4} = 24 V$			80			80	μA
ЧН	High-level input current	Other inputs		vi 2.4 v			40			40	
_		Shift/load		$V_{\rm c} \neq 0.4 V$			-3.2			-3.2	A
IL Low-level input cur	Low-level input current	Other inputs	V _{CC} = MAX,	v] - 0.4 v			-1.6			-1.6	
los	Short-circuit output curre	ent §	V _{CC} = MAX		-20		-55	-18		-55	
	Supply current		V _{CC} = MAX,	See Note 3		42	63		42	63	_ mA

NOTE 3: With the outputs open, clock inhibit and clock at 4.5 V, and a clock pulse applied to the shift/load input, ICC is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 \ddagger All typical values are at V_{CC} = 5 V, T_A = 25°C.

§Not more than one output should be shorted at a time.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	רואט		
fmax				20	26		MHz		
tPLH					21	31	ns		
	Load	Any	Any		27	40			
PHL			16	24					
tPLH	Clock	Any	$C_{L} = 15 pF, R_{L} = 400 \Omega,$		21	31	ns		
^t PHL		_	See figures 1 thru 3						
tPLH	Ц		Ť		11	17	ns		
^t PHL	н	QH			24	36			
tPLH					18	27			
тецн тенг	<u> Ч</u> Ч	н Фн		I OH			18	27	ns

 $f_{max} \equiv maximum clock frequency$

 $t_{\mathsf{PLH}} \equiv \mathsf{propagation} \ \mathsf{delay} \ \mathsf{time}, \ \mathsf{low-to-high-level} \ \mathsf{output}$

 $t_{PHL} \equiv$ propagation delay time, high-to-low-level output



SN54LS165A, SN74LS165A **PARALLEL-LOAD 8-BIT SHIFT REGISTERS**

recommended operating conditions

			SN54	4LS165	۹.	SN	· · · · · · · · · · · · · · · · · · ·		
			MIN	MIN NOM MAX MIN					
VCC	Supply voltage	pply voltage		5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				0.4			- 0.4	mA
^I OL	Low-level output current				4			8	mA
fclock	Clock frequency		0		25	0		25	MHz
tw(clock)	Width of clock input pulse (See Figure 1)	clock high	15			15			-
(CIUCK)		clock low	25			25			ns
t (load)	Width of load input pulse	clock high	25			25			
t _w (load)	width of load input pulse	clock low	17			17			ns
t _{su}	Clock-enable setup time (See Figure 1)	•	30			30			ns
t _{su}	Parallel input setup time (See Figure 1)		10			10			ns
t _{su}	Serial input setup time (See Figure 2)		20			20			ns
t _{su}	Shift setup time (See Figure 2)		45			45			ns
th	Hold time at any input		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

2

TTL Devices

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			4LS165/	۵.	SN	5A		
				TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = MIN$, $I_{I} = -18 \text{ mA}$				- 1.5			- 1.5	V
∨он	$V_{CC} = MIN, V_{IH} = 2V, V_{IL} = M_{OH} = -0.4 \text{ mA}$	2.5	3.5		2.7	3.5		v	
N -	$V_{CC} = MIN$ $V_{IH} = 2V$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	-	0.25	0.4	v
VOL	$V_{IL} = MAX,$	$I_{OL} = 8 \text{ mA}$					0.35	0.5	1 ×
Ц	$V_{CC} = MAX, V_{1} = 7V$	•			0.1			0.1	mA
^т ін	$V_{CC} = MAX, V_1 = 2.7 V$				20			20	μA
۱L	$V_{CC} = MAX$, $V_{I} = 0.4 V$				- 0.4			- 0.4	mA
IOS §	V _{CC} = MAX		- 20		- 100	- 20		- 100	mA
ICC	V _{CC} = MAX, See Note 3			18	30		18	30	mA

NOTE 3: With the outputs open, clock inhibit and clock at 4.5 V, and a clock pulse applied to the shift-load input, ICC is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

* All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f _{max}				25	35		MHz
^t PLH	Load	Any			21	35	
tPHC	Load	Any			26	35	ns
^t PLH	Clock	Any	$R_{L} = 2 k \Omega$, $C_{L} = 15 pF$		14	25	
^t PHL	0.000		See Figures 1 thru 3		16	25	ns
^t PLH	н	ан			13	25	
^t PHL		αH			24	30	ns
^t PLH	н	α ^H			19	30	
^t PHL		ЧН			17	25	ns

fmax = maximum clock frequency

 $t_{PLH} \approx propagation delay time, low-to-high-level output$

tPHL = propagation delay time, high to-low-level output





8-BIT

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated