SDLS060

OCTOBER 1976 - REVISED MARCH 1988

'160,'161,'LS160A,'LS161A . . . SYNCHRONOUS COUNTERS WITH DIRECT CLEAR '162,'163,'LS162A,'LS163A,'S162,'S163 . . . FULLY SYNCHRONOUS COUNTERS

- Internal Look-Ahead for Fast Counting
- · Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs

		TYPICAL	
	TYPICAL PROPAGATION	MAXIMUM	TYPICAL
TYPE	TIME, CLOCK TO	CLOCK	POWER
	Q OUTPUT	FREQUENCY	DISSIPATION
'160 thru '163	14 ns	32 MHz	305 mW
'LS162A thru 'LS163A	14 ns	32 MHz	93 mW
'S162 and 'S163	9 ns	70 MHz	475 mW

description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The '160,'162,'LS160A,'LS162A, and 'S162 are decade counters and the '161,'163,'LS161A,'LS163A, and 'S163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (rlipple clock) counters, however counting spikes may occur on the (RCO) ripple carry output. A buffered clock input triggers the four flip-flops on the rising edge of the clock input waveform.



	O_{16}	
CLK 🔤 2	15	
А [] З	14] QA
B 🗌 4	13] Q _B
С 🔲 5	12	Ξα _C
D [] 6	11] Q _D
ENP 7	10	
	9	LOAD

NC-No internal connection





NC-No internal connection

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input of the '160 thru '163 should be avoided when the clock is low if the enable inputs are high at or before the transition. This restriction is not applicable to the 'LS160A thru 'LS163A or 'S162 or 'S163. The clear function for the '160, '161,'LS160A, and 'LS161A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The clear function for the '162,'163,'LS162A,'LS163A, 'S162, and 'S163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL). Low-to-high transitions at the clear input of the '162 and '163 should be avoided when the clock is low if the enable and load inputs are high at or before the transition.

PRODUCTION DATA documents contain information europet as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Ω_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs of the '160 thru '163 should occur only when the clock input is high. Transitions at the enable P or T inputs of the 'LS160A thru 'LS163A or 'S162 and 'S163 are allowed regardless of the level of the clock input.

'LS160A thru 'LS163A, 'S162 and 'S163 feature a fully independent clock circuit. Changes at control inputs (enable P or T, or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, foading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

logic symbols[†]









[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 Synchronous 4-Bit Counters

logic symbols (continued)[†]





	'LS162A, 'S162	
CLR (1) LOAD (9) ENT (10) ENP (2) CLK (9)	CTRDIV 10 5CT=0 M1 G3 3CT = 9 G4 2C5/2,3,4+	(15) RCO
A (3) B (4)	1,5D [1] (2)	(14) (13) O _A (13) O _B
C (5) C (6)	[4] [8]	(12) 00 (11) 00 (11) 00



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54160, SN54162, SN74160, SN74162 SYNCHRONOUS 4-BIT COUNTERS

logic diagram (positive logic)

SN54160, SN74160 SYNCHRONOUS DECADE COUNTERS

SN54162, SN74162 synchronous decade counters are similar; however the clear is synchronous as shown for the SN54163, SN74163 binary counters at right.





logic diagram (positive logic)

SN54163, SN74163 SYNCHRONOUS BINARY COUNTERS

SN54161, SN74161 synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54160, SN74160 decade counters at left.





SN54LS16DA, SN54LS162A, SN74LS16DA, SN74LS162A Synchronous 4-bit counters

logic diagram (positive logic)

SN54LS160A, SN74LS160A SYNCHRONOUS DECADE COUNTERS

SN54LS162A, SN74LS162A synchronous decade counters are similar; however the clear is synchronous as shown for the SN54LS163A, SN74LS163A binary counters at right.





logic diagram (positive logic)

SN54LS163A, SN74LS163A SYNCHRONOUS BINARY COUNTERS

SN54LS161A, SN74LS161A synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54LS160A, SN74LS160A decade counters at left.





SN54S162, SN74S162 SYNCHRONOUS 4-BIT COUNTERS

logic diagram (positive logic)



SN54S162, SN74S162 SYNCHRONOUS DECADE COUNTER



logic diagram (positive logic)



SN54S163, SN74S163 SYNCHRONOUS DECADE COUNTER



SN54160, SN54162, SN54LS160A, SN54LS162A, SN54S162, SN74160, SN74162, SN74LS160A, SN74LS162A, SN74S162 SYNCHRONOUS 4-BIT COUNTERS

'160, '162, 'LS160A, 'LS162A, 'S162 DECADE COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero ('160 and 'LS160A are asynchronous; '162, 'LS162A,and 'S162 are synchronous)
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit



TEXAS VI INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54161, SN54163, SN54LS161A, SN54LS163A, SN54S163, SN74161, SN74163, SN74LS161A, SN74LS163A, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

'161, 'LS161A, '163, 'LS163A, 'S163 BINARY COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero ('161 and 'LS161A are asynchronous; '163, 'LS163A, and 'S163 are synchronous)
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen fifteen, zero, one, and two
- 4. Inhibit



..

SN54160 THRU SN54163, SN74160 THRU SN74163 SYNCHRONOUS 4-BIT COUNTERS

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) .					-						-								-				7 V
mpurvonage			,										-										55 V
Interemitter voltage (see Note 2) Operating free-air temperature range:	SN54' Circuit		•	·	٠	·		·	•	٠	·	·	·	·	-	-	•	•	•	•	• •••	· ·	5.5 V
-p-rainig i to an compositive range.	SN74' Circuit	э. с	•	·	•	•	• •		·	·	·	•	•	•	•	•	-	·		-b	510	C to	125°C
Storage temperature range				:	:	-				•				-		•		·	·	—6!	υ 5°r	Ut In	670 C 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.
 2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs P and T.

recommended operating conditions

			60, SN5 62, SN5		SN741 SN741			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	vel output current, IOH vel output current, IOH requency, Iclock of clock pulse, tw(clock) if clear pulse, tw(clear) Data inputs A, B, C, ENP LOAD			5.5	4.75	5	5.25	V
High-level output current, IOH		1	-	-800			-800	μA
Low-level output current, IOL				16			16	mA
Clock frequency, Iclock		0		25	0		25	MHz
Width of clock pulse, tw(clock)		25			25		_ 25	
Width of clear pulse, tw(clear)		20	,		20			ns ns
	Data inputs A, B, C, D	20			20			113
Setup time, t _{er} , (see Figures 1 and 2)	ENP	20			20			
		25			25			П\$
		20			20		(
Hold time at any input, th		0			0			DS
Operating free-air temperature, TA		-55		125	<u>_</u>		70	°C

[†]This applies only for '162 and '163, which have synchronous clear inputs.



	PAR	AMETER	TEST CC			160, SN 162, SN		SN74 SN74	-		
					MIN	TYP‡	MAX	MIN	TYP:	MAX]
⊻ін	High-level input	voltage			2	2		2			V
VIL	Low-level input	voltage					0.8			0.8	V
Vik	Input clamp voltage		Vcc = MIN,	lj = -12 mA	1		-1.5			-1.5	V
vон	High-level outpu	ligh-lèvel output voltage		V _{IH} = 2 V, I _{OH} = -800 μA	2.4	3.4		2.4	3.4		v
VOL	Low-level outpu	v-level output voltage		V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4		, 0.2	0.4	v
4	Input current at	maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V	1		1			1	mA
•	High-level	CLK or ENT	V MAAY				80			80	
ŧн	input current	Other inputs	V _{CC} = MAX,	V] = 2.4 V			40			40	Αų Α
	Low-level	CLK or ENT					-3.2			-3.2	
112	input current	Other inputs	VCC = MAX,	$v_1 = 0.4 v$			-1.6		_	-1.6	mA
los	Short-circuit out	put current§	V _{CC} = MAX		20		57	-18		-57	mΑ
Іссн	Supply current,	all outputs high	VCC = MAX, See Note 3			59	85		59	94	mА
ICCL			V _{CC} = MAX,	See Note 4	-	63	91	1	63	101	mА

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§Not more than one output should be shorted at a time.

NOTES: 3. ICCH is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.

4. ICCL is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

PARAMETER	FROM (INPUT)	το (ουτρυτ)	TEST CONDITIONS	MIN	түр	МАХ	רואט
f _{max}				25	32		MHz
^t PLH	CLK		7		23	35	ns
TPHL		RCO			23	35	
tpi.h	CLK	Any	CL = 15pF,		13	20	
tPHL	(LOAD input high)	Q	$R_{L} = 400 \Omega,$		15	23	ns
tPLH	CLK	Any	See Figures 1 and 2		17	25	
tPHL	(LOAD input low)	Q	and Note 5		19	29	ns
		800			11	16	
ΦΗL	ENT	RCO	1		11	16	ns ns
TPHL	CLR	Any Q	7		26	38	ris

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

 $\label{eq:thmax} \begin{array}{l} \text{If}_{max} = Maximum clock frequency \\ tp_{LH} = \text{propagation delay time, low-to-high-level output} \\ tp_{HL} = \text{propagation delay time, high-to-low-level output} \\ \end{array}$

NOTE 5: Propagation delay for clearing is measured from the clear input for the '160 and '161 or from the clock input transition for the '162 and '163.



SN54LS160A THRU SN54LS163A, SN74LS160A THRU SN74LS163A SYNCHRONOUS 4-BIT COUNTERS

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 7)	
Input voltage	
Operating free-air temperature range: SN54LS' Circuits	
SN74LS' Circuits	С
Storage temperature range	С

NOTE 7: Voltage values are with respect to network ground terminal.

recommended operating conditions

. . .

				SN54LS	r.		SN74LS	•	
			MIN NO 4.5 0 25 20	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
юн	High-level output current				- 400			- 400	μA
IOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		25	0		25	MHz
tw(clock)	Width of clock pulse		25			25			nş
^t w(clear)	Width of clear pulse		20			20			ns
	· · · · · · · · · · · · · · · · · · ·	Data inputs A, B, C, D	20			20			
		ENP or ENT	20			20			
tsu	Setup time, (see Figures 1 and 2)	LOAD	20			20			
SU	berup time, tace i igurea i and 27	LOAD inactive state	20			20			ns
			20			20			
		CLR inactive state	25			25			
t _h	Hold time at any input		3		_	3			ns
TA	Operating free-air temperature	· · · · ·	- 55		125	0		70	°C

[†] This applies only for 'LS162 and 'LS163, which have synchronous clear inputs.

SN54LS160A THRU SN54LS163A, SN74LS160A THRU SN74LS163A **SYNCHRONOUS 4-BIT COUNTERS**

				t	SN54LS' SN74LS' MIN TYP‡ MAX MIN TYP‡ MA				SN54LS' SN74LS'				5]
	PAR	AMETER	TEST CON	DITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX				
VIH	High-level input v	oltage			2			2		TYP‡ MAX 0.8 -1.5 3.4 -1.5 0.25 0.4 0.35 0.5 0.1 0.2 0.1 0.2 0.1 0.2 0.1 0.2 0.1 0.2 0.1 0.2 0.1 0.2 0.1 0.2 0.1 0.2 0.1 0.2 0.0 40 -0.4 -0.8 -0.4 -0.8 -100 18 31	V			
VIL	Low-level input v	oltage					0.7	-		0.8				
Vik	Input clamp volta	ge	Vcc = MIN,	lj = -18 mA		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V							
Voн	High-level output	igh-level output voltage		V _{1H} = 2 V, I _{OH} = -400 µA	2,5	3.4		2.7	3.4		v			
Voi	Law-level output	voltage	V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	v			
•UL			VIL = VIL max	IOL = 8 mA	$\begin{array}{c c c c c c c c c c c c c c c c c c c $									
	Input current	Data or ENP					0.1			0.1				
ı.	at maximum	LOAD, CLK, or ENT	V _{CC} = MAX,	V			0.2	L .		0.2	mA			
ų	input voltage	CLR ('LS160A, 'LS161A)		vi - 1 v			0.1			0.1]			
		CLR ('LS162A, 'LS163A)			l		0,2			0.2				
		Data or ENP					20			20	[
чн	High-level	LOAD, CLK, or ENT	Vcc = MAX	1 2711			40			40	μ_Α			
H	input current	CLR ('LS160A, 'LS161A)		vi - 2.7 v			20			20] "			
		CLR ('LS162A, 'LS163A)					40			40				
		Data or ENP					-0.4	-		-0.4				
1	Low-level	LOAD, CLK, or ENT	V _{CC} = MAX,	$M_{\rm c} = 0.4 M_{\odot}$			-0.8			-0.8	mΑ			
۱L.	input current	CLR ('LS160A, 'LS161A)	VCC - MAA,	vj - 0,4 v			-0.4	_		-0.4	mA			
		CLR ('LS162A, 'LS163A)					0.8			-0.8				
los	Short-circuit outp	ut current [§]	V _{CC} = MAX		-20		-100	-20		-100	mA			
Іссн	Supply current, at	l outputs high	VCC = MAX,	See Note 3		18	31		18	31	mΑ			
	Supply current, al	l outputs low	V _{CC} = MAX,	See Note 4		19	32		19	32	mΑ			

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}$ C.

SNot more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 3. ICCH is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.

4. ICCL is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
fmax				25	32		MHz
tPLH	CLK	RCO	7		20	35	ns
^t PHL		nuu			18	35	
 tplн	CLK	Any	-1 $C_L = 15 \text{ pF},$		13	24	пя
1PHL	(LOAD input high)	Q	$R_L = 2 k \Omega,$		18	27	
^t PLH	CLK	Any	See tigures		13	24	ns
tPHL .	(LOAD input low)	a	1 and 2 and		18	27	
ΨLH			Note 8		9	14	ns
 ФНL		RCO	1		9	14	'''
TPHL	CLR	Any Ω	1		20	28	ns

switching characteristics, VCC = 5 V, TA = 25°C

¶fmax = Maximum clock frequency

tPLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.

NOTE 9: Propagation delay for clearing is measured from the clear input for the 'LS160A and 'LS161A or from the clock transition for the 'LS162A and 'LS163A.



SN54S162, SN54S163, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS





absolute ma	vimum rating	over operating	fran air te	amnaratura	FODDA	Innlana a	thomas inc.	(heter
	iximum rannga	i over uperaung	nee-an u	sinperature	Tange	10111622 0	inerwise.	noteu)

Supply voltage, VCC (see Note 1)		7 V
Operating free-air temperature range:	SN54S162, SN54S163 (see Note 10)	5 [°] C
	SN74S162, SN74S163 0°C to 70	0 C
Storage temperature range	-65° C to 150	0 C

recommended operating conditions

_ - ----

		SN54S162, SN54S163			SN74S162, SN74S163				
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, Vec		4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH				- 1			-1	mA	
Low-level output current, IOE				20			20	mA	
Clock frequency, felock		0		40	0		40	MH2	
Width of clock pulse, tw(cluck) (high or low)		10			10			INS	
Width of clear pulse, tw(clear)		10			10			ns	
	Data inputs, A, B, C, D	4			4			1	
	ENP or ENT	12			12			1	
	LOAD	14			14				
Setup time, t _{sti} (see Figure 4)	CLR	14		-	14			DS	
	LOAD inactive-state	12			12				
	CLR inactive-state	12			12]	
Release time, trelease (see Figure 4)	ENP or ENT			4			4	115	
	Data inputs A, B, C, D	3	-		3				
Hold time, th (see Figure 4)	LOAD	0			0			ns	
	ČLR	0			0				
Operating free-air temperature, TA (see Note 10)		-55		125	0		70	C	

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

 This is the voltage between two emitters of a multiple emitter transistor. For these circuits, this rating applies between the count enable inputs P and T.

10. An SN54S162 or SN54S163 in the W package operating at free-air temperatures above 91 C requires a heat sink that provides a thermal resistance from case to free-air, R_{BCA}, of not more than 26° C/W.



SN54S162, SN54S163, SN74S162, SN74S163 **SYNCHRONOUS 4-BIT COUNTERS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS [†]		SN54S162 SN54S163			SN74S162 SN74S163			UNIT
	_				MIN	түр‡	MAX	MIN	<u>ΤΥΡ</u> ‡	MAX	
⊻ін	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8			0.8	V
۷ı۴	Input clamp voltage		VCC = MIN,	1 ₁ = -18 mA	1		-1.2			-1.2	V
VOH	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = −1 mA	2.5	3.4		2.7	3.4		V
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 20 mA			0.5			0.5	v
Ч.	Input current at maximum input voltage		V _{CC} = MAX, VI = 5.5 V		<u> </u>	1				1	mA
		CLK and data inputs	V _{CC} = MAX.	V _I = 2.7 V			50	——		50	
ін	High-level input current	Other inputs			10		-200	~10		-200	μA
կլ ե	Low-level input current	ENT	V _{CC} = MAX,				-4			_4	
		Other inputs		V1 = 0.5 V			-2			-2	mA
los	OS Short-circuit output currents		V _{CC} - MAX		-40		-100	-40		-100	mА
ICC	Supply current		VCC = MAX			95	160		95	160	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 2 All typical values are at V $_{CC}$ = 5 V, T $_{A}$ = 25 C.

 $\frac{8}{9}$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER¶	FROM (INPUT)		TEST CONDITIONS	MIN	түр	МАХ	UNIT
fmax				_40	70		MHz
*PLH	CLK	RCO	C_{L} 15 pF, $R_{L} = 280 \Omega$, See Figures 1, 3, and 4		14	25	- 05
tPHL		RCO			17	25	
(PLH	CLK	Any Q			8	15	ns
tPHL					10	15	
tPLH		800			10	15	- 05
tPHL	ENT	RCO			10	15	

fmax ≡maximum clock frequency lpLH ≡ propagation delay time, low to high-level output

 $t_{PHL} \equiv propagation delay time, high to low-level output$





VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%. Z_{out} \approx 50 Ω : for '160 thru '163, t_r \leq 10 ns, t_f \leq 10 ns; for 'LS160A thru' LS163A t_r \leq 15 ns, t_f \leq 6 ns; and for 'S162, 'S163, t_r \leq 2.5 ns, t_f \leq 2,5 ns. Vary PRR to measure f_{max}.
 - t_f \leq 2.5 ns. Vary PRR to measure f_{max}. B. Outputs Ω_D and carry are tested at t_{n+10} for '160, '162, 'LS160A, 'LS162A, and 'S162, and at t_{n+16} for '161, '163, 'LS161A, 'LS163A, and 'S163, where t_n is the bit time when all outputs are low.
 - C. For '160 thru '163, 'S162, and 'S163, $V_{ref} = 1.5$ V; for 'LS160A thru 'LS163A, $V_{ref} = 1.3$ V.

FIGURE 1-SWITCHING TIMES



SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN74160 THRU SN74163, SN74LS160A, THRU SN74LS163A Synchronous 4-Bit Counters





SN54S162, SN54S163, SN74S162, SN74S163 **SYNCHRONOUS 4-BIT COUNTERS**



PARAMETER MEASUREMENT INFORMATION

NOTES: A - the input pulse is supplied by a generator having the following characteristics: $t_r \le 2.5$ ns, $t_f \le 2.5$ ns, PRR ≤ 1 MHz, duty cycle 1 50%, Zout ≤ 50 Ω.

B. t_{PLH} and t_{PHL} from enable T input to carry output assume that the counter is at the maximum count (Q_A and Q_D high for S162, all Q outputs high for (S163).



FIGURE 3-PROPAGATION DELAY TIMES FROM ENABLE T INPUT TO CARRY OUTPUT

VOLTAGE WAVEFORMS

NOTE A: The input pulses are supplied by generators having the following characteristics: $\tau_{
m f} \sim 2.5$ ns, $t_{
m f} \sim 2.5$ ns, $t_{
m f} \sim 2.5$ ns, the large transport of the second sec cycle \sim 50%, Z_{out} \approx 50 Ω_{*}

FIGURE 4--PULSE WIDTHS, SETUP TIMES, HOLD TIMES, AND RELEASE TIME



• •

TYPICAL APPLICATION DATA

This application demonstrates how the ripple mode carry circuit (Figure 1) and the carry-look-ahead circuit (Figure 2) can be used to implement a high-speed N-bit counter. The '160, '162, 'LS160A, 'LS162A, or 'S162 will count in BCD and the '161, '163, 'LS161A, 'LS163A, or 'S163 will count in binary. When additional stages are added the fMAX decreases in Figure 1, but remains unchanged in Figure 2.



N-BIT SYNCHRONOUS COUNTERS



FIGURE 1





TYPICAL APPLICATION DATA

 $f_{MAX} = 1/(CLK \text{ to RCO t}_{PLH}) + (ENP t_{su})$

FIGURE 2



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated