SDLS042

- Programmable Output Pulse Width With R_{int}....35 ns Typ With R_{ext}/C_{ext}....40 ns to 28 Seconds
- Internal Compensation for Virtual Temperature Independence
- Jitter-Free Operation up to 90% Duty Cycle
- Inhibit Capability

FUNCTION TABLE							
INPUTS			OUTPUTS				
A1	A2	в	a ā				
L	Х	н	с н				
х	L	н	LT HT				
х	х	L	Lt Ht				
н	н	х	LT HT				
н	Ļ	н					
Ļ	н	н					
Ļ	i	н					
Ļ	х	t					
x	L	t					

SN54121, SN74121 MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS MAY 1983 – REVISED MARCH 1988

SN54121 . . . J OR W PACKAGE SN74121 . . . N PACKAGE (TOP VIEW) āΦ 130 NC 12D NC A1 🛛 3 A2 14 11 Rext/Cext B 🖸 5 10D Cext Q []6 9 Rint GND 7

NC - No internal connection.

logic symbol[‡]



[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

For explanation of function table symbols, see page

† These lines of the function table assume that the indicated steady-state conditions at the A and B inputs have been setup long enough to complete any pulse started before the setup.

description

These multivibrators feature dual negative-transition-triggered inputs and a single positive-transition-triggered input which can be used as an inhibit input. Complementary output pulses are provided.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry (TTL hysteresis) for the B input allows jitter-free triggering from inputs with transition rates as slow as 1 volt/second, providing the circuit with an excellent noise immunity of typically 1.2 volts. A high immunity to VCC noise of typically 1.5 volts is also provided by internal latching circuitry.

Once fired, the outputs are independent of further transitions of the inputs and are a function only of the timing components. Input pulses may be of any duration relative to the output pulse. Output pulse length may be varied from 40 nanoseconds to 28 seconds by choosing appropriate timing components. With no external timing components (i.e., R_{int} connected to V_{CC} , C_{ext} and R_{ext}/C_{ext} open), an output pulse of typically 30 or 35 nanoseconds is achieved which may be used as a d-c triggered reset signal. Output rise and fall times are TTL compatible and independent of pulse length.

Pulse width stability is achieved through internal compensation and is virtually independent of V_{CC} and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.

Jitter-free operation is maintained over the full temperature and V_{CC} ranges for more than six decades of timing capacitance (10 pF to 10 μ F) and more than one decade of timing resistance (2 k Ω to 30 k Ω for the SN54121 and 2 k Ω to 40 k Ω for the SN74121). Throughout these ranges, pulse width is defined by the relationship t_W(out) = C_{ext}R_TIn2 \approx 0.7 C_{ext}R_T. In circuits where pulse cutoff is not critical, timing capacitance up to 1000 μ F and timing resistance as low as 1.4 k Ω may be used. Also, the range of jitter-free output pulse widths is extended if V_{CC} is held to 5 volts and free-air temperature is 25 °C. Duty cycles as high as 90% are achieved when using maximum recommended R_T'. Higher duty cycles are available if a certain amount of pulse-width jitter is allowed.



logic diagram (positive logic)



Pin numbers shown on logic notation are for J or N packages.

NOTES: 1. An external capacitor may be connected between C_{ext} (positive) and R_{ext}/C_{ext}.
 2. To use the internal timing resistor, connect R_{int} to V_{CC}. For improved pulse width accuracy and repeatability, connect an external resistor between R_{ext}/C_{ext} and V_{CC} with R_{int} open-circuited.

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 3) 7 V	/
Input voltage	V
Operating free-air temperature range: SN54121	2
SN74121	
Storage temperature range65°C to 150°C	

NOTE 3: Voltage values are with respect to network ground terminal.

recommended operating conditions

				MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		54 Family	4.5	5	5.5		
• • • •			74 Family	4.75	5	5.25	V	
юн	High-level output current				-0.4	mA		
IOL	Low-level output current		••••••••••••••••••••••••••••••••••••••			16	mA	
dv/dt	Rate of rise or fall of input pulse	Schmitt input, B		1			V/s	
	Hate of rise of fail of input pulse	Logic inputs, A1, A2		1			V/µs	
tw(in)	input pulse width			50			ns	
	External timing capacitance		54 Family	1.4		30		
Rext	External timing capacitance		74 Family	1.4		40	kΩ	
C _{ext}	External timing capacitance			0		1000	μF	
	Duty cycle	$R_{T} = 2 k\Omega$				67		
		R _T = MAX R _{ext}			90		%	
TA	Operating free-air temperature	·	54 Family	- 55	_	125		
	operating nee-on temperature		74 Family	0		70	٥C	



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITONS [†]		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage at B input	V _{CC} = MIN		2			V
VIL	Low-level input voltage at A input	Vcc - MIN				0.8	v
V _{T+}	Positive-going threshold voltage at B input	VCC = MIN			1.55	2	V
VT-	Negative-going threshold voltage at B input	V _{CC} = MIN		0.8	1.35		V
Vik	Input clamp voltage	V _{CC} = MIN,	li = −12 mA			- 1.5	V
юн	High-level output voltage	V _{CC} ≃ MIN,	IOH = MAX	2.4	3.4		V
VOL	Low-level output voltage	$V_{CC} = MIN,$	IOL = MAX		0.2	0.4	V
Ι <u>ι</u>	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V			1	mÅ
ήH	High-level input current	V _{CC} = MAX,	A1 or A2			40	
		V ₁ - 2.4 V	В			80	μA
	Low-level input current	VCC = MAX,	A1 or A2			- 1.6	4
μL		VI = 0.4 V	В			- 3.2	mA
	Short-circuit output current [§]	V _{CC} = MAX	54 Family	- 20		- 55	mA
l0S			74 Family	- 18		- 55	- MA
	Supply current	V _{CC} = MAX	Quiescent		13	25	
ICC			Triggered		23	40	mΑ

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$. [†]Not more than one output should be shorted at a time.

switching characteristics, V_{CC} = 5 V, T_A = 25 °C

PARAMETER		TEST CONDITIONS		MIN	түр	MAX	UNIT
^t PLH	Propagation delay time, low-to-high- level Q output from either A input	C _I = 15 pF,			45	70	ns
^t PLH	Propagation delay time, low-to-high- level Q output from B input		C _{ext} = 80 pF,		35	55	ns
^t PHL	Propagation delay time, high-to-low level Q output from either A input		Rint to VCC		50	80	пŝ
^t PHL	Propagation delay time, high-to-low level Q output from 8 input	$R_{L} = 400 \Omega,$ See Note 4			40	65	ns
^t w(out)	Pulse width obtained using internal timing resistor		C _{ext} = 80 pF, R _{int} to V _{CC}	70	110	150	ns
^t w(out)	Pulse width obtained with zero timing capacitance		C _{ext} = 0, R _{int} to V _{CC}		30	50	ns
^t w(out)	Pulse width obtained using		C _{ext} = 100 pF, R _T = 10 kΩ	600	700	800	ns
	external timing resistor		$C_{ext} = 1 \mu F,$ $R_T = 10 k\Omega$	6	7	8	ms

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.





tw(out)-Output Pulse Width-ns





FIGURE 2





FIGURE 4

[†]Data for temperatures below 0 °C and above 70 °C are applicable for SN54121.





FIGURE 5





OUTPUT PULSE WIDTH



FIGURE 7

NOTE 5: These values of resistance exceed the maximum recommended use over the full temperature range of the SN54121.
[†]Data for temperatures below 0°C and above 70°C are applicable for SN54121.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated