SDLS041 SEPTEMBER 1971 - REVISED MARCH 1988 SN54120 . . . J PACKAGE Generates Either a Single Pulse or Train of Pulses SN74120 ... N PACKAGE Synchronized with Control Functions (TOP VIEW) Ideal for Implementing Sync-Control Circuits Similar to those Used in Oscilloscopes 151∏2 1502M Latched Operation Ensures that Output Pulses 152]3 14 2 SZ Are Not Clipped 251 13 1C∏5 12]2R High-Fan-Out Complementary Outputs Drive 1Y[]6]2C 11 System Clock Lines Directly 1<u>Y</u>[]7 10 2 Y Internal Input Pull-Up Resistors Eliminate GND 8 9Π2Ÿ **Need for External Components**

- Diode-Clamped Inputs Simplify System Design
- Typical Propagation Delays:
 - 9 Nanoseconds through One Level 16 Nanoseconds through Two Levels

description

These monolithic pulse synchronizers are designed to synchronize an asynchronous or manual signal with a system clock. Reliable response is ensured as the input signals are latched up; therefore duration of logic input is not critical and the adverse effects of contact-bounce of a manual input are eliminated. The ability to pass output pulses is started and stopped by the levels or pulses applied to the latch inputs $\overline{S1}$, $\overline{S2}$, or \overline{R} in accordance with the function table. High-speed circuitry is utilized throughout the clock paths to minimize skew with respect to the system clock.

After initiation, the mode control (M) input determines whether a series of pulses or only one pulse is passed. In the absence of a stop command, the clock driver will continue to pass clock pulses as long as the mode control input is low (see Figures 2 through 4). After the mode control input is taken high, only a single clock pulse will be passed (see Figure 5).

When the mode control is set to pass a series of pulses, the last pulse out is determined by two general rules:

 a. When pulses are terminated by the S or R inputs, conditions meeting the setup times (specified under recommended operating conditions) will dominate.

FUNCTION	TABLE
----------	-------

INPUTS			FUNCTION
R	Ŝ1	Š2	FUNCTION
X	L	X	Pass Output Pulses
x	х	ι	Pass Output Pulses
L	н	н	Inhibit Output Pulses
н	ŧ	н	Start Output Pulses
Н	н	÷	Start Output Pulses
ŧ	н	н	Stop Output Pulses
н	н	н	Continue [†]
H = I	high lev	vel (ste:	ady state)

L = low level (steady state)

↓ ⇒ τransition from Η το L

X = irrelevant

[†]Operation initiated by last 1 transition continues.

b. Low-to-high-level transitions at the mode control input should be avoided during the 20-nanosecond period immediately following the negative transition of the input clock pulse as transitions during this time period may or may not allow the next pulse to pass (see Figures 4 and 5). When pulses are terminated by the mode control input, a positive transition at the mode control input meeting the high-level setup time, t_{su} (H), (specified under recommended operating conditions) will pass that positive clock pulse then inhibit remaining clock pulses. The clock input (C) is latch-controlled ensuring that once initiated the output pulse will not be terminated until the full pulse has been passed.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production pracessing does not necessarily include testing of all parameters.



description (continued)

This clock driver circuit is entirely compatible for use with either digital logic circuits or mechanical switches for input controls since all inputs, except the clock, have internal pull-up resistors. This eliminates the requirement to supply an external resistor to prevent the input from floating when the control switch is open. The internal resistor also means that these inputs may be left disconnected if unused.

Typical propagation delay time is 9 nanoseconds to the \overline{Y} output and 16 nanoseconds to the Y output from the clock input. The outputs will drive 60 Series 54/74 loads at a high logic level and 30 loads at a low logic level. Typical power dissipation is 127 milliwatts per driver. The SN54120 is characterized for operation from -55°C to 125°C; the SN74120 is characterized for operation from 0°C to 70°C.

logic diagram (each driver) (positive logic)

logic symbol[†]





[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs



TEXAS TEXAS INSTRUMENTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			 	 	 7 V
Input voltage			 	 	 5.5 V
Interemitter voltage (see Note 2)			 	 	 5.5 V
Operating free-air temperature range:	SN54120 Circui	ts	 	 	 –55°C to 125°C
	SN74120 Circui	ts	 	 	 0°C to 70°C
Storage temperature range			 	 	 -65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the S1 and S2 inputs.

recommended operating conditions

			SN54120			SN74120			
			MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V		
High-level output current, IOH			1		-2.4	<u> </u>		-2.4	mA
Low-level output current, IOL					48			48	mA
Setup time (see Figures 2 thru 5)	Any input exce t _{su} (H or L)	12			12				
	Mode control	t _{su} (H)	0			0			ាន
		L _{SU} (L)	12			12			
Hold time (see Figures 3 and 5)	Any input except mode control, th(H or L)		3		·	3			n 5
	Mode control, th(H or L)		20			20			1
Operating free-air temperature, TA			65		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage				1		0.8	V
Vik	Input clamp voltage		VCC = MIN,	łį = −12 mA			-1.5	V
∨он	High-level output voltage		V _{CC} = MIN, V _{1L} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -2.4 mA	2.4	3.4		v
Vol	Low-level output voltage		V _{CC} = MIN, V _{1L} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 48 mA		0.2	0.4	v
4	Input current at maximum input voltage		V _{CC} = MAX,	V _I = 5.5 V			1	mΑ
		Clock input		VI. = 2.4.V			80	µА
Чн	High-level input current	Other inputs	V _{CC} = MAX,	v = 2.4 v	-0.12	-0.2	-0.36	mA
		Clock input		N 0 4 M			-3.2	mA
ηL	Low-level input current Other		VCC = MAX,	V] = 0.4 V			-2.1	MA .
105	Short-circuit output current §		V _{CC} = MAX		-35		-90	mA
lcc	Supply current		V _{CC} = MAX,	See Note 3	1	51	90	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 \ddagger All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time.

NOTE 3: I_{CC} is measured with ground applied to all inputs except R which is at 4.5 V and all outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
^t PLH	с	v	C = 45 + 5		14	22	
tphl		r I	C _L = 45 pF, - R _L = 133 Ω,		17	25	ns
tpLH		7	нц = 133 12, See Figure 1		10	16	
tp H L		Т	See Figure 1		8	13	ns

 ${}^{\bullet} {}^{t}PLH \equiv Propagation delay time, low-to-high-level output$

 $t_{\text{PHL}} = Propagation delay time, high-to-low-level output$





FIGURE 2-INITIATING AND TERMINATING PULSE TRAIN FROM S INPUTS

POST OFFICE BOX 655012 · DALLAS, TEXAS 75265





PARAMETER MEASUREMENT INFORMATION

NOTE: At least one of the \overline{S} inputs is low.

FIGURE 4-INITIATING AND TERMINATING PULSE TRAIN WITH MODE CONTROL INPUT



NOTE: Input \overrightarrow{R} is low and the unused \overline{S} input is high.

FIGURE 5-ENABLING SINGLE PULSE



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated