## SN54109, SN54LS109A, SN74109, SN74LS109A SDLS037 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR December 1983 - Revised March 1988

 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs

 Dependable Texas Instruments Quality and Reliability

### description

These devices contain two independent  $J - \overline{K}$  positiveedge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and  $\overline{K}$  inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and  $\overline{K}$  inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding  $\overline{K}$  and tying J high. They also can perform as D-type flip-flops if J and  $\overline{K}$  are tied together.

The SN54109 and SN54LS109A are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74109 and SN74LS109A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)

	IN	OUT	PUTS			
PRE	CLR	CLK	J	к	a	ā
L	Н	x	x	х	<del>   </del>	L
н	L	х	х	х	L .	н
L	L	х	х	х	нt	Нţ
н	н	t	L	L	ļι.	н
н	н	t	н	L	TOGO	GLE
н	н	t	Ł	н	00	āo
н	н	t	н	н	н	L
н.	н	Ŀ.	x	x		ō

<sup>†</sup> The output levels in this configuration are not guaranteed to meet the minimum levels for V<sub>OH</sub> if the lows at preset and clear are near V<sub>1L</sub> maximum. Furthermore, this configuration is nonstable; that is, it will not persist when preset or clear return to their inactive (high) level.

SN54109, SN54LS109A . . . J OR W PACKAGE SN74109 . . . N PACKAGE SN74LS109A . . . D OR N PACKAGE (TOP VIEW)

	1	$\bigcup_{16}$	□vcc
11	2	15	
1K	3	14	[]2J
1CLK	4	13	]2K
1PRE	5	12	2 <u>CLK</u>
10[	6	11	]2PRE
10	7	10	]20
GND	8	9	]2Õ
-			

SN54LS109A . . . FK PACKAGE (TOP VIEW)



logic symbol<sup>‡</sup>



<sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN54109, SN74109 DUAL J·K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



· ′109

schematics of inputs and outputs







# SN54109, SN54LS109A, SN74109, SN74LS109A DUAL J·K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



NOTE 1: Voltage values are with respect to network ground terminal.

ž



# SN54109, SN74109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

#### recommended operating conditions

				SN5410	09	SN74109			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
Vін	High-level input voltage		2	·		2			V
۷IL	Low-level input voltage		-		0.8	, i i i i i i i i i i i i i i i i i i i		0.8	V
IOH	High-level output current				- 0.8			- 0.8	mA
IOL	Low-level output current				16			16	mA
•	Pulse duration	CLK high or low	20			20			
t <sub>w</sub>		PRE or CLR low	20			20			ns
l <sub>su</sub>	Input setup time before CLK 1		10			10			ns
t <sub>h</sub> _	Input hold time-data after CLK1		6			6			ns
ΤA	Operating free-air temperature		55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>			SN5410	9		9	L		
			TEST CONDITI	0113	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP	MAX	UNIT
VIK		V <sub>CC</sub> = MIN,	lj = − 12 mA				- 1.5			- 1.5	V
VOH		V <sub>CC</sub> = MIN, I <sub>OH</sub> = – 0.8 mA	VIH = 2 V,	V <sub>IL</sub> ≈ 0.8 V,	2.4	3,4		2.4	3.4		v
Vol		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	V <sub>IH</sub> = 2 V,	V <sub>1L</sub> = 0.8 V,		0.2	0.4		0.2	0.4	v
η		V <sub>CC</sub> = MAX,	Vj = 5.5 V				1			1	mА
	J or K						40		_	40	
1		Vcc = MAX,	V 2 4 V				160			160	
ΗI	PRE or CLK		· · · · · · · · · · · · · · · · · · ·			80			80	μA	
	J or $\overline{K}$			· · · · · · · · · · · · · · · · · · ·			- 1.6		·,	- 1.6	
		V <sub>CC</sub> = MAX,	V - 0 4 14		- 4.8						mA
ΊĽ	PRE	VCC - MAA,	v   = 0.4 v				- 3.2			- 3.2	
	CLK						- 3.2			- 3.2	
los§		V <sub>CC</sub> = MAX			- 30		- 85	- 30	2 - 1 11	- 85	mΑ
ICC#		VCC = MAX,	See Note 2			9	15		9	15	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

§ Not more than one output should be shorted at a time.

Clear is tested with preset high and preset is tested with clear high.

# Average per flip-flop.

NOTE 2: With all outputs open. ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded,

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	ТҮР	MAX	UNIT		
<sup>f</sup> max					25	33		MHz	
<sup>t</sup> PLH	PRE	Q				10	15	ns	
τΡΗL		ā				23	35	ns	
tPLH	CLR	<u> </u>	RL = 400 Ω.	C <sub>L</sub> = 15 pF		10	15	ns	
tPHL .		0211					17	25	ns
TPLH	CLK	QorQ				10	16	ns	
<sup>t</sup> PHL	GER					18	28	ns	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



# SN54LS109A, SN74LS109A DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

### recommended operating conditions

			S	N54LS1	09A	SN74LS109A			ÚNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voitage		2			2			V
VIL	Low-level input voltage				0.7	Ι		0.8	V
юн	High-level output current				- 0,4			- 0.4	mA
IOL	Low-level output current				4	- <u> </u>		8	mA
fclock	Clock frequency		0		25	0		25	MHz
		CLK high	25			25			
tw	Pulse duration	PRE or CLR low	25			25			ns
		High-level data	35			35			
tsu	Setup time before CLK t Low-level data		25			25			ns
th	Hold time-data after CLK †		5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS <sup>†</sup>			54LS10	Aec	SN			
PARAMETER			ST CONDITIONS'		TYP#	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = MIN,	lj = - 18 mA				- 1.5		-	- 1.5	
VOH	V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 0.4 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = MAX,	2.5	3.4		2.7	3.4		v
N	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4 mA	VIL = MAX,	V <sub>IH</sub> = 2 V,	0.25 0.4		0.25 0.4 0.25		0.4	0.4	
VOL	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8 mA	V <sub>IL</sub> = MAX,	V <sub>1H</sub> = 2 V,					0.35	0.5	
J, K or CLK	Vcc = MAX,	V1 = 7 V				0.1			0.1	mA
II CLR or PRE		4 <b>1</b> - <b>1</b> 4				0.2			0.2	
J, R or CLK	Vcc = MAX,	V <sub>1</sub> = 2.7 V				20			20	
LIH CLR or PRE		v  - 2.7 v				40			40	μA
J, K or CLK	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 0.4			- 0.4	
IL CLR or PRE		v   - 0,4 v	4 V				0.8		- 0.8	- mA
OSS	V <sub>CC</sub> = MAX,	See Note 4		- 20	_	- 100	- 20		- 100	mA
ICC (Total)	V <sub>CC</sub> = MAX,	See Note 2			4	8		4	8	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

Č

<sup>2</sup> All typical values are at V<sub>CC</sub> = 5 V,  $T_A = 25^{\circ}$ C. §Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V<sub>D</sub> = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively with the minimum and maximum limits reduced to one half of their stated values.

# switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT
f <sub>max</sub>				25	33		MHz
<sup>t</sup> PLH	CLR, PRE		$R_{L} = 2 k \Omega,$ $C_{L} = 15 pF$		13	25	ពទ
<sup>t</sup> PHL	or CLK				25	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated