
${\sf SN74LS228}$ 16 imes 4 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH OPEN-COLLECTOR OUTPUTS

SDLS024 - JANUARY 1991 - REVISED SEPTEMBER 1993



description

This 64-bit memory is a low-power Schottky memory array organized as 16 words by 4 bits. It can be expanded in multiples of 15m + 1 words or 4n bits, or both (where n is the number of packages in the vertical array and m is the number of packages in the horizontal array), however some external gating is required (see Figure 1). For longer words using the SN74LS228, the IR signals of the first-rank packages and OR signals of the last-rank packages must be ANDed for proper synchronization.

A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 10 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the input-ready (IR) and output-ready (OR) flags that indicate not-full and not-empty conditions. IR is high only when the memory is not full and the LDCK is low. OR is high only when the memory is not empty and UNCK is high.


A low level on the clear (\overline{CLR}) input resets the internal stack-control pointers and also sets IR high and OR low to indicate that old data remaining at the data outputs is invalid. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the IR and OR outputs.

The SN74LS228 is characterized for operation from 0°C to 70°C.




SDLS024 - JANUARY 1991 - REVISED SEPTEMBER 1993

logic symbol†





[†] This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. This symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.

logic diagram (positive logic)




schematics of inputs and outputs





SDLS024 - JANUARY 1991 - REVISED SEPTEMBER 1993



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, V _I	7 V
Off-state output voltage, V _O	
Operating free-air temperature range	0°C to 70°
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

16×4 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH OPEN-COLLECTOR OUTPUTS

SDLS024 - JANUARY 1991 - REVISED SEPTEMBER 1993

recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage			5	5.25	V	
VIH	High-level input voltage					V	
V _{IL}	Low-level input voltage				0.8	V	
Vон	High-level output voltage	Q outputs			5.5	V	
loH	High-level output current	IR, OR			-0.4	mA	
lai	Low-level output current	Q outputs			24	mA	
IOL		IR, OR			8	mA	
	Pulse duration	LDCK high	60				
		LDCK low	15			ns	
t _W		UNCK low	30				
		UNCK high	30				
		CLR low	20				
t _{su}	Setup time	Data to LDCK↓	50				
		LDCK↓ before UNCK↓	50			ns	
		UNCK↑ before LDCK↑	50				
t _h	Hold time	Data from LDCK↓	0			ns	
TA	Operating free-air temperature		0		70	°C	

NOTE 2: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates the V_{IL}, V_{IH}, or minimum pulse duration limits can cause a false clock or improper operation of the internal read and write pointers.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CO	NDITIONS	MIN	TYP [†] MAX UNIT		UNIT
٧ıK		V _{CC} = 4.75 V,	I _I = -18 mA			-1.5	V
I _{OH}	Q outputs	$V_{CC} = 4.75 V,$	V _{OH} = 5.5 V			0.1	mA
Vон	IR, OR	V _{CC} = 4.75 V,	$I_{OH} = -0.4 \text{ mA}$	2.7	3.4		V
	Q outputs	V 475.V	I _{OL} = 12 mA		0.25	0.4	
,,		$V_{CC} = 4.75 \text{ V}$	$I_{OL} = 24 \text{ mA}$		0.35	0.5	
VOL	IR, OR V _{CC} = 4.75 V	I _{OL} = 4 mA		0.25	0.4	V	
		I _{OL} = 8 mA		0.35	0.5		
lozh	Q outputs	$V_{CC} = 5.25 \text{ V},$	V _O = 2.7 V			20	μΑ
lozL	Q outputs	V _{CC} = 5.25 V,	V _O = 0.4 V			-20	μΑ
II		$V_{CC} = 5.25 V$,	V _I = 7 V			0.1	mA
lіН		$V_{CC} = 5.25 V,$	V _I = 2.7 V			20	μΑ
I _{IL}		$V_{CC} = 5.25 V,$	V _I = 0.4 V			-0.4	mA
los‡	IR, OR	V _{CC} = 5.25 V		-20		-100	mA
Icc			Outputs high		84	135	
		V _{CC} = 5.25 V	Outputs low		87	155	mA
			Outputs disabled		89	155	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

$\begin{array}{c} \text{SN74LS228} \\ \text{16} \times \text{4 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY} \\ \text{WITH OPEN-COLLECTOR OUTPUTS} \end{array}$

SDLS024 - JANUARY 1991 - REVISED SEPTEMBER 1993


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TYP	MAX	UNIT
^t PLH	IRE↑	IR		N/A	N/A	ns
t _{PHL}	IRE↓	IIX		N/A	N/A	115
^t PLH	ORE↑	OR		N/A	N/A	ns
^t PHL	ORE↓	OR		N/A	N/A	115
^t PLH	LDCK↓	IR	ID.	25	40	ns
^t PHL	LDCK [↑]		$R_L = 2 k\Omega$,	36	50	115
^t PLH	LDCK↓	OR	C _L = 15 pF	48	70	ns
^t PLH	UNCK↑	OR		29	45	ns
^t PHL	UNCK↓		CK↓ OK	28	45	
^t PLH	UNCK↑	IR		49	70	ns
^t PLH	CLD	IR		36	55	ns
^t PHL	CLR↓	OR		25	40	115
^t PHL	LDCK↓	Q		34	50	ns
^t PLH	UNCK↑	Q		54	80	ns
^t PHL		٧	$R_L = 667 \Omega$, $C_L = 45 pF$	45	70	115
^t PLH	OE↓			21	30	
t _{PHL}	OE↑	Q		20	35	ns

NOTE 3: Load circuit and voltage waveforms are shown in Section 1 of the 1988 TTL Logic Data Book, literature #SDLD001A.

SDLS024 - JANUARY 1991 - REVISED SEPTEMBER 1993

APPLICATION INFORMATION



■ Noninverting delay ≥ 10 ns (e.g., two stages of 'LS04), two places. 10 ns

Figure 1. 48-Word by 16-Bit Expansion Using 'LS227



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated