SN54LS112A, SN54S112, SN74LS112A, SN74S112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR D2661, APRIL 1982-REVISED MARCH 1988

SDLS011

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54LS112A and SN54S112 are characterized for operation over the full military temperature range of ~55°C to 125°C. The SN74LS112A and SN74S112A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)

	IN		ουπ	PUTS		
PRE	<u>CLR</u>	ÇLK	J	к	٩	ā
L	н	x	х	х	н	L
н	L	x	х	х	L	Н
ļι	L	х	х	х	H [†]	H [†]
н	н	Ţ	L	L	a0	āο
н	н	Ŧ	Н	L	н	L
н	н	Ŧ	L	н	L	н
н	н	Ţ	н	н	TOG	GLE
н	н	Н	_ x	х	٥o	āo

[†] The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at preset and clear are near V_{IL} minimum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Taxas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54LS112A, SN54S112...J OR W PACKAGE SN74LS112A, SN74S112A...D OR N PACKAGE (TOP VIEW)

			-
1CLK	1	\bigcup_{16}	□vcc
1K[2	15	1CLR
1 J 🗌	3	14	2CLR
1PRE	4	13	2CLK
10[5	12]2K
10	6	11	
2ā 🗌	7	10	2PRE
GND 🗌	8	9	20

SN54LS112A, SN54S112... FK PACKAGE (TOP VIEW)



NC-No internal connection

logic symbol[‡]



[±]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

Copyright © 1982, Texas Instruments Incorporated

SN54LS112A, SN54S112, SN74LS112A, SN74S112A DUAL J-K NEGATIVE EDGE TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

logic diagrams (positive logic)







SN54LS112A, SN54S112, SN74LS112A, SN74S112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



SN54S112, SN74S112A



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) 7 V	
Input voltage: 'LS112A	
SN54LS112, SN74LS112A 5.5 V	
Operating free-air temperature range: SN54'	
SN74'	
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

2

....



SN54LS112A, SN74LS112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

			SN54LS112A			SN74LS112A			LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	v
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
юн	High-level output current				-0.4			-0.4	mА
^I OL	Low-level output current				4			8	mA
fclock	Clock frequency		O		30	0		30	MHz
•	Pulse duration	CLK high	20			20			
t _w	Foise duration	PRE or CLR low	25			25			ns
		Data high or low	20			20		_	
tsu	Set up time-before CLK1	CLR inactive	25			25	_		ns
		PRE inactive	20			20			
th	Hold time-data after CLK1		0			0			n ş
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEST	LEST CONDITIONS!		ี รก	174LS11	2A	UNIT			
P/	ANAMETER	TEST	CONDITIONS.		MIN	TYPI	MAX	MIN	TYPI	MAX	UNIT
VIK		V _{CC} = MIN,	$I_{1} = -18 \text{ mA}$				-1.5			- 1.5	V
∨он		$V_{CC} = MIN,$ $I_{OH} = -0.4 \text{ mA}$	V _{IH} = 2 V,	V _{IL} ≠ MAX,	2.5	3.4		2.7	3.4		v
		V _{CC} = MIN, I _{OL} = 4 mA	$V_{1L} = MAX,$	V _{IH}		0.25	0.4		0.25	0.4	
Vol		V _{CC} = MIN, I _{OL} = 8 mA	$V_{IL} = MAX, V_{IH} = 2V,$					0.35		0.5	V
	J or K				[0.1			0.1	
lj –	CLR or PRE	VCC = MAX,	V _I = 7 V				0.3			0.3	mA
•	CLK	1				_	0.4			0.4	
	J or K						20			20	
ĥН	CLR or PRE	$V_{CC} = MAX,$	VI = 2.7 V				60			60	μA
	CLK	1	•			_				80	
,	J or K	Nee MAN					-0.4			-0.4	
ηĽ	All other	$V_{CC} = MAX,$	$v_1 = 0.4 v$				-0.8			-0.8	mA
loss		V _{CC} = MAX,	see Note 2		20		- 100	- 20		- 100	mΑ
	'otal)	$V_{CC} = MAX,$	see Note 3			4	6		4	6	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25 \,^{\circ}$ C.

[§]Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTES: 2. For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the '54 family and the '74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

 With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.



SN54LS112A, SN74LS112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	MIN	түр	мах	UNIT	
fmax					30	45		MHz
^t PLH		ΩorΩ	$R_{L} = 2 k\Omega,$	C _L ≕ 15 pF		15	20	ns
^t PHL	CLR, PRE or CLK	uoru				15	20	П\$

switching characteristics, $V_{CC} = 5 V$, $T_A = 25 °C$ (see Note 4)

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

2

•



ž

SN54S112, SN74S112A DUAL J.K NEGATIVE EDGE TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

			S	N54S1	12	SN74S112A			-
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ViH	High-level input voltage	-	2			2			V
VIL	Low-level input voltage				0.8		_	0.8	V
юн	High-level output current				- 1			- 1	mA
IOL	Low-level output current				20			20	mΑ
		CLK high	6			6			
tw	Pulse duration	CLK low	6.5			6.5			пѕ
		PRE or CLR low	8			8			
t _{su}	Set up time-before CLK1	Data high or low	7			7			ns
th	Hold time-data after CLK↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TTOT	CONDITIONS		S	SN54S1	12	SI	V74S11	2A	LIBUT
PA	RAMETER	IESI	CONDITIONS		MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT
VIK		$V_{CC} = MIN,$	lj = −18 mA				-1.2			- 1.2	V
Vон		V _{CC} ≠ MIN, I _{OH} = −1 mA	V _{IH} = 2 V,	V _{IL} ≠ MAX,	2.5	3.4		2.7	3.4		v
VOL		V _{CC} = MIN, I _{OL} = 20 mA	V _{IH} = 2 V,	V _{IL} → 0.8 V,			0.5			0.5	v
I _I		V _{CC} = MAX.	V ₁ = 5.5 V				1			1	mA
	J or K		MAX, $V_{I} = 2.7 V$				50			50	μA
ЧH	All other		$v_{1} = 2.7 v_{1}$			100			100	μπ	
	JorK						-1.6			-1.6	
	CLR		N 05.V				- 7			- 7	mA
μL	PRE §	$V_{CC} = MAX,$	$v_{\rm f} = 0.5 v$				- 7			- 7	MA
	CLK	1					-4			- 4	
los		V _{CC} = MAX			-40		- 100	- 40		~ 100	mA
lcc #		V _{CC} = MAX.	see Note 3			15	25		15	25	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Sclear is tested with preset high and preset is tested with clear high.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

#Values are average per flip-flop.

NOTE 3: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.



SN54S112, SN74S112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	Түр	МАХ	UNIT	
f _{max}					80	125		MHz
tpLH	PRE or CLR	Q or Q				4	7	ns
to:	PRE or CLR (CLK high)	QorQ	R ₁ = 280 Ω,	CL = 15 pF		5	7	
^t PHL	PRE or CLR (CLK low)	2012	n_ = 200 1/,		<u> </u>	5	7	ns
tPLH	СЦК	Q or Q				4	7	ns
^t PHL			1			5	7	ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25 °C$ (see Note 4)

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

. 1

-



.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated