SDLS007

D2635, JANUARY 1981-REVISED MARCH 1988


- 8-Bit Parallel Storage Register Inputs ('LS597)
- Parallel 3-State I/O, Storage Register Inputs, Shift Register Outputs ('LS598)
- Shift Register has Direct Overriding Load and Clear
- Accurate Shift-Frequency . . . DC to 20 MHz

description


The 'LS597 comes in a 16-pin package and consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and shift register have positive-edge triggered clocks. The shift register also has direct load (from storage) and clear inputs.

The 'LS598 comes in a 20-pin package and has all the features of the 'LS597 plus 3-state I/O ports that provide parallel shift register outputs and also has multiplexed serial data inputs.


SN54LS597 . . . J OR W PACKAGE SN74LS597 . . . N PACKAGE (TOP VIEW)




SN54LS597 . . . FK PACKAGE (TOP VIEW)



SN54LS598 . . . J OR W PACKAGE LS598 . . . DW OR N PACKAGE (TOP VIEW)




SN54LS598 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection




schematics of inputs and outputs




logic symbols†






[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.

logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.



NOTE 1: Voltage values are with respect to the network ground terminal,

recommended operating conditions

					' SN54LS'			SN74LS'			UNIT
					MIN	NOM	МАХ	MIN	NOM	MAX	UNIT
Vcc	Supply voltage				4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage				2			2			٧
VIL	Low-level input voltage						0.7			0.8	V
іон	High-level output current		ΩH'	αH'			- 1			– 1	mΑ
			Q _A thru Q _H , 'LS598 only				- 1			- 2.6	""
loL	Low-level output current		Q _H ' Q _A thru Q _H , 'LS598 only				8			16	mA
							12			24	1014
fsck	Shift clock freque	епсу	/				20	0		20	MHz
	Pulse duration		SRCK	hīgh	15			15			
				low	35			35]
t _w			RCK	RCK				20			ns
			SRCLR	SRCLR				20			
			SRLOAD		40			40			
		Data before f	Data before RCK † DS before SRCK † ('LS598 only) SRCKEN low before SRCK † ('LS598 only)		20			20]
	-	DS before SF			30			30			1
t _{su}	Setup time	SRCKEN ION			20			20			
		SRCLR inact	SRCLR inactive before SRCK 1			-		25			⊓s
		SRLOAD ina	SRLOAD inactive before SRCK 1			•		30			
		RCK † before	RCK † before SRLOAD † (see Note 2)					40			
		SER before S	SER before SRCK t		20			20			
th	Hold time				0			0			ns
TA	Operating free-air temperature				- 55		125	0		70	°C

NOTE 2: The RCK 1 before SRLOAD 1 setup time ensures the data saved by RCK 1 will also be loaded into the shift register.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER VIK			TENT COMPLETIONS!			SN54LS'			SN74LS'			
		TEST CONDITIONS [†]			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
		Vcc = MIN,	I _I = - 18 mA		-		- 1.5			1.5	٧	
	'LS598 Q		V _{CC} = MIN, V _{II} = MAX	V _{1H} = 2 V,	I _{OH} = - 1 mA	2.4	3.2					V
۷он					IOH = - 2.6 mA				2.4	3.1		
	α _H ′	^l H´	AIF - MAX		i _{OH} = - 1 mA	2.4	3.2		2.4	3.2		
	′LS598 Q		V _{CC} = MIN, VIL ≃ MAX	·	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	٧
VOL					I _{OL} = 24 mA					0.35	0.5	
	σ ^H ,				IOL = 8 mA		0.25	0.4		0.25	0.4	
					IOL = 16 mA					0.35	0.5	
lozh	'L\$598 C	נ	V _{CC} = MAX, V _O = 2.7 V	V _{IH} = 2 V,	V _{IL} = MAX,			20			20	μΑ
^l ozL	'LS598 C)	V _{CC} = MAX, V _O = 0.4 V	V _{IH} = 2 V,	VIL = MAX,			- 0.4			- 0.4	mA
	'L\$598 C)	V - MAY	-	V ₁ = 5.5 V			0.1			0.1	m.A
1	Others		VCC = MAX		V _I = 7 V			0.1			0,1	IIIA
ЧН	· ·		VCC = MAX.	V _I = 2.7 V	•			20			20	μА
	'LS598 SRCK SER, A Thru H		V _{CC} = MAX, V _I = 0.4 V				8.0 ~			- 0.8		
116							- 0.4					mA
	Others							- 0.2			- 0.2	
l == 8	'LS598 C	1	V _{CC} = MAX,	Va=AV		- 30		- 130	- 30		- 130	mA
los§	ΩH,		*CC MAA, *O **		-			– 100	- 20		<u> </u>	
	'LS597	Іссн	<u> </u>			<u></u>	35	53		35	53	
	25557	CCL	V _{CC} = MAX,				35	53		35	53	
Icc	'LS598	Іссн	All possible inp	uts grounded,			45	68		45	68	mΑ
		ICCL	All outputs ope	en		L	54	80		54	80	
l		¹ CCZ					56	85	1	56	85	


 $[\]dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $[\]ddagger$ All typical values are at VCC = 5 V, TA = 25°C §Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, (see note 3)

	FROM	то		1S597			'LS598				
PARAMETER	(INPUT)	(OUTPUT)	TEST CON	MIN	TYP	MAX	MiN	TYP	MAX	UNIT	
fmax	SRCK	a	$R_L = 667 \Omega$,	CL = 45 pF	20	35		20	35		MHz
f _{max}	SRCK	QH'	$R_L = 1 k\Omega$	C _L = 30 pF	20	35					MHz
tPLH	SRCKT	QH'	R _L = 1 kΩ,	C _L = 30 pF		15	23	[11	17	ns
^t PHL	SPCK1	QH'				20	30		15	23	กร
t _{PLH}	SRLOAD↓	ΩH,				38	57		28	42	กร
^t PHL	SRLOAD+	αH,				29	44		20	30	ns
t _{PHL}	SRCLR↓	α _H '				24	36		18	27	ns
^t PLH	RCK1	α _H ′	$R_L = 1 \text{ k}\Omega.$	Ct = 30 pF		41	60		32	48	ns
[†] PHL	RCK1	αH.	SRLOAD = L			32	48		24	36	ns
^t PLH	SRCK1	a		C _L = 45 pF	[12	18	ns
[†] PHL	SRCK1	α	j						19	28	ПБ
^t PLH	SRLOAD↓	α	R _L = 667 Ω,			-			32	48	ns
t _{PHL}	SRLOAD	a							27	40	П5
TPHL	SRCLR+	α							25	38	ns
^t PZH	G↓	a							26	31	ns
tPZL	G∔	Q							29	43	ns
t _{PHZ}	Gt	Q	D 667.6	C 55					25	38	ns
tpLZ	Gt	Q	$A_L = 667 \Omega$,	CL = 5 pr					20	30	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated