

SN54LS595, SN54LS596, SN74LS595, SN74LS596 8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES

SDLS006

D2634, JANUARY 1981 . REVISED MARCH 1988


- 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
- Choice of 3-State ('LS595) or Open-Collector ('LS596) Parallel Outputs
- Shift Register Has Direct Clear
- Accurate Shift Frequency:
DC to 20 MHz

description


These devices each contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state ('LS595) or open-collector ('LS596) outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output pins for cascading.

Both the shift register and storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register.

SN54LS595, SN54LS596 . . . J OR W PACKAGE
SN74LS595, SN74LS596 . . . N PACKAGE
(TOP VIEW)




SN54LS595, SN54LS596 . . . FK PACKAGE
(TOP VIEW)



NC - No internal connection

schematics of inputs and outputs




PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 656012 • DALLAS, TEXAS 75265

SN54LS595, SN54LS596, SN74LS595, SN74LS596
8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES

logic diagram (positive logic)



Pin numbers shown are for J, N, and W packages.


TEXAS
INSTRUMENTS

POST OFFICE BOX 556012 • DALLAS, TEXAS 75265

SN54LS595, SN54LS596, SN74LS595, SN74LS596

8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES

logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.
Pin numbers shown are for J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS595, SN54LS596	-55°C to 125°C
SN74LS595, SN74LS596	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions

		SN54LS'			SN74LS'			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
V _{OH}	High-level output voltage	Q _A thru Q _H , 'LS596 only		5.5			5.5	V
I _{OH}	High-level output current	Q _H '		-1			-1	
		Q _A thru Q _H , 'LS595 only		-1			-2.6	mA
I _{OL}	Low-level output current	Q _H '		8			16	
		Q		12			24	mA
f _{SRCK}	Shift clock frequency	0		20	0		20	MHz
t _{w(SRCK)}	Duration of shift clock pulse	25			25			ns
t _{w(RCK)}	Duration of register clock pulse	20			20			ns
t _{w(SRCLR)}	Duration of shift clear pulse, low level	20			20			ns
t _{SIU}	Setup time	SRCLR inactive before SRCK t		20			20	
		SER before SRCK t		20			20	
		SRCK t before RCK t (see Note 2)		40			40	
		SRCLR low before RCK t		40			40	
t _h	Hold time	SER after SRCK t		0			0	ns
T _A	Operating free-air temperature	-55		125	0		70	°C

NOTE 2: This setup time ensures the register will see stable data from the shift-register outputs. The clocks may be connected together, in which case the storage register state will be one clock pulse behind the shift register.



**TEXAS
INSTRUMENTS**

POST OFFICE BOX 555012 • DALLAS, TEXAS 75265

SN54LS595, SN54LS596, SN74LS595, SN74LS596
8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS*			SN74LS*			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = MIN, I _I = -18 mA			-1.5			-1.5	V
V _{OH}	'LS595 Q	V _{CC} = MIN, V _{IH} = 2 V,	I _{OH} = -1 mA	2.4	3.2			V
			I _{OH} = -2.6 mA			2.4	3.1	
	Q _{H'}	V _{IIL} = MAX	I _{OH} = -1 mA	2.4	3.2	2.4	3.2	
I _{OH}	'LS596 Q	V _{CC} = MIN, V _{IH} = 2 V, V _{IIL} = MAX, V _{OH} = 5.5 V			0.1		0.1	mA
V _{OL}	Q	V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 12 mA	0.25	0.4	0.25	0.4	V
			I _{OL} = 24 mA			0.35	0.5	
	Q _{H'}	V _{IIL} = MAX	I _{OL} = 8 mA	0.25	0.4	0.25	0.4	
			I _{OL} = 16 mA			0.35	0.5	
I _{OZH}	'LS595 Q	V _{CC} = MAX, V _{IH} = 2 V, V _{IIL} = MAX, V _{OH} = 2.7 V			20		20	μA
I _{OZL}	'LS595 Q	V _{CC} = MAX, V _{IH} = 2 V, V _{IIL} = MAX, V _{OH} = 0.4 V			-20		-20	μA
I _I		V _{CC} = MAX, V _I = 7 V			0.1		0.1	mA
I _{IH}		V _{CC} = MAX, V _I = 2.7 V			20		20	μA
I _{IL}	SER	V _{CC} = MAX, V _I = 0.4 V			-0.4		-0.4	mA
	All others				-0.2		-0.2	
I _{OS} [§]	'LS595 Q	V _{CC} = MAX, V _O = 0 V			-30	-130	-30	mA
	Q _{H'}				-20	-100	-20	
I _{CCH}	'LS595	V _{CC} = MAX,			33	50	33	mA
	'LS596				30	45	30	
I _{CCL}	'LS595	All possible inputs grounded, All outputs open			42	65	42	mA
	'LS596				36	55	36	
I _{CCZ}	'LS595				44	65	44	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54LS595, SN54LS596, SN74LS595, SN74LS596
8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES**

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS595			'LS596			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH}	SRCK \uparrow	Q_H'	$R_L = 1\text{k}\Omega$, $C_L = 30 \text{ pF}$	12	18		14	21		ns
t_{PHL}				17	25		20	30		ns
t_{PLH}	RCK \uparrow	Q_A thru Q_H	$R_L = 667 \Omega$, $C_L = 45 \text{ pF}$	12	18		28	42		ns
t_{PHL}				24	35		24	35		ns
t_{PZH}	$\bar{G} \downarrow$	Q_A thru Q_H	$R_L = 667 \Omega$, $C_L = 45 \text{ pF}$	20	30					ns
t_{PZL}				25	38					ns
t_{PHZ}	$\bar{G} \downarrow$	Q_A thru Q_H	$R_L = 667 \Omega$, $C_L = 5 \text{ pF}$	20	30					ns
t_{PLZ}				25	38					ns
t_{PLH}	$\bar{G} \uparrow$	Q_A thru Q_H	$R_L = 667 \Omega$, $C_L = 45 \text{ pF}$				40	60		ns
t_{PHL}	$\bar{G} \uparrow$	Q_A thru Q_H					25	38		ns
t_{PHL}	$\overline{SRCLR} \downarrow$	Q_H'	$R_L = 1\text{k}\Omega$, $C_L = 30 \text{ pF}$	24	35		24	35		ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.