- **8-Bit Serial-In, Parallel-Out Shift Registers with Storage**

- **Choice of Output Configurations:**
  'LS594 . . . Buffered
  'LS599 . . . Open-Collector

- **Guaranteed Shift Frequency:**
  DC to 20 MHz

- **Independent Direct-Overriding Clears on Shift and Storage Registers**

- **Independent Clocks for Both Shift and Storage Registers**

SN54LS594, SN54LS599 . . . J OR W PACKAGE
SN74LS594, SN74LS599 . . . N PACKAGE
(TOP VIEW)

Q_B	1	16	V_{CC}
Q_C	2	15	Q_A
Q_D	3	14	SER
Q_E	4	13	$\overline{RCLR}$
Q_F	5	12	RCK
Q_G	6	11	SRCK
Q_H	7	10	$\overline{SRCLR}$
GND	8	9	$Q_{H'}$

SN54LS594, SN54LS599 . . . FK PACKAGE
(TOP VIEW)

Top pins: Q_C Q_B NC V_{CC} Q_A
Positions: 3 2 1 20 19

Q_D	4	18	SER
Q_E	5	17	$\overline{RCLR}$
NC	6	16	NC
Q_F	7	15	RCK
Q_G	8	14	SRCK

Bottom positions: 9 10 11 12 13
Bottom pins: Q_H GND NC $Q_{H'}$ $\overline{SRCLR}$

NC — No internal connection

description

These devices each contain an 8-bit D-type storage register. The storage register has buffered ('LS594) or open-collector ('LS599) outputs. Separate clocks and direct-overriding clears are provided on both the shift and storage registers. A shift output (Q_H ') is provided for cascading purposes.

Both the shift register and the storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register will always be one clock pulse ahead of the storage register.

schematics of inputs and outputs

EQUIVALENT OF SERIAL INPUT	EQUIVALENT OF ALL OTHER INPUTS	TYPICAL OF $Q_{H'}$ OUTPUTS
V_{CC} — 20 kΩ NOM — INPUT	V_{CC} — R_{eq} — INPUT RCK, SRCK: R_{eq} = 10 kΩ NOM ALL OTHER: R_{eq} = 13 kΩ NOM	120 Ω NOM — V_{CC} — OUTPUT
TYPICAL OF ALL OTHER OUTPUTS ('LS594) V_{CC} — 100 Ω NOM — OUTPUT	**TYPICAL OF ALL OTHER OUTPUTS ('LS599)** OUTPUT	

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54LS594, SN54LS599, SN74LS594, SN74LS599
## 8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES

logic diagram (positive logic)

Pin numbers shown are for J, N, and W packages.

logic symbols†

†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1) .... 7 V
Input voltage .... 7 V
Off-state output voltage .... 5.5 V
Operating free-air temperature range: SN54LS594, SN54LS599 .... −55°C to 125°C
                    SN74LS594, SN74LS599 .... 0°C to 70°C
Storage temperature range .... −65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions

			SN54LS'			SN74LS'			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage		2			2			V
V_{IL}	Low-level input voltage				0.7			0.8	V
V_{OH}	High-level output voltage	Q_A thru Q_H, 'LS599 only			5.5			5.5	V
I_{OH}	High-level output current	Q_H'			−1			−1	mA
		Q_A thru Q_H, 'LS594 only			−1			−2.6	
I_{OL}	Low-level output current	Q_H'			8			16	mA
		Q			12			24	
f_{SRCK}	Shift clock frequency		0		20	0		20	MHz
f_{RCK}	Register clock frequency		0		25	0		25	MHz
$t_{w(SRCK)}$	Duration of shift clock pulse		25			25			ns
$t_{w(RCK)}$	Duration of register clock pulse		20			20			ns
$t_{w(SRCLR)}$	Duration of shift clear pulse, low level		20			20			ns
$t_{w(RCLR)}$	Duration of register clear pulse, low level		35			35			ns
t_{su}	Setup time	$\overline{SRCLR}$ inactive before SRCK↑	20			20			ns
		SER before SRCK↑	20			20			
		SRCK↑ before RCK↑ (see Note 2)	40			40			
		$\overline{SRCLR}$ low before RCK↑	40			40			
		$\overline{RCLR}$ high before RCK↑	20			20			
t_h	Hold time	SER after SRCK↑	0			0			ns
T_A	Operating free-air temperature		−55		125	0		70	°C

NOTE 2: This setup time ensures the register will see stable data from the shift-register outputs. The clocks may be connected together, in which case the storage register state will be one clock pulse behind the shift register.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS †		SN54LS'			SN74LS'			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}		V_{CC} = MIN, I_I = −18 mA				−1.5			−1.5	V
V_{OH}	'LS594 Q	V_{CC} = MIN, V_{IH} = 2 V, V_{IL} = MAX	I_{OH} = −1 mA	2.4	3.2					V
			I_{OH} = −2.6 mA				2.4	3.1		
	Q_{H}'		I_{OH} = −1 mA	2.4	3.2		2.4	3.2		
I_{OH}	'LS599 Q	V_{CC} = MIN, V_{IH} = 2 V, V_{IL} = MAX, V_{OH} = 5.5 V				0.1			0.1	mA
V_{OL}	Q	V_{CC} = MIN, V_{IH} = 2 V, V_{IL} = MAX	I_{OL} = 12 mA		0.25	0.4		0.25	0.4	V
			I_{OL} = 24 mA					0.35	0.5	
	Q_{H}'		I_{OL} = 8 mA		0.25	0.4		0.25	0.4	
			I_{OL} = 16 mA					0.35	0.5	
I_I		V_{CC} = MAX, V_I = 7 V				0.1			0.1	mA
I_{IH}		V_{CC} = MAX, V_I = 2.7 V				20			20	µA
I_{IL}	SER	V_{CC} = MAX, V_I = 0.4 V				−0.4			−0.4	mA
	All others					−0.2			−0.2	
I_{OS} §	'LS594 Q	V_{CC} = MAX, V_O = 0		−30		−130	−30		−130	mA
	Q_{H}'			−20		−100	−20		−100	
I_{CCH}	'LS594	V_{CC} = MAX, All possible inputs grounded, All outputs open			34	50		34	50	mA
	'LS599				30	45		30	45	
I_{CCL}	'LS594				42	65		42	65	mA
	'LS599				38	55		38	55	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.
§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C, (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS594			'LS599			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH}	SRCK↑	Q_{H}'	R_L = 1 kΩ, C_L = 30 pF		12	18		12	18	ns
t_{PHL}					15	23		17	25	ns
t_{PLH}	RCK↑	Q_A thru Q_H	R_L = 667 Ω, C_L = 45 pF		12	18		28	42	ns
t_{PHL}					20	30		24	35	ns
t_{PHL}	SRCLR↓	Q_{H}'	R_L = 1 kΩ, C_L = 30 pF		22	33		24	35	ns
t_{PHL}	RCLR↓	Q_A thru Q_H	R_L = 667 Ω, C_L = 45 pF		38	57		40	60	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.