SN74F2373 25- Ω OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SDFS100 - JANUARY 1996

 Eight Latches in a Single Package 3-State True Outputs With 25-Ω Sink 	DB, DW, OR N PACKAGE (TOP VIEW)
Resistors	
Full Parallel Access for Loading	OE 1 20 V _{CC} 1Q 2 19 8Q
 Buffered Control Inputs 	1D 3 18 8D
Package Options Include Plastic	2D 🛛 4 17 🗍 7D
Small-Outline (DW), Shrink Small-Outline	2Q 🚺 5 16 🛛 7Q
(DB) Packages, and Plastic (N) DIPs	3Q 🚺 6 🛛 15 🗍 6Q
	3D 🚺 7 14 🛛 6D
description	4D 🛛 8 13 🗍 5D
This 8-bit latch features 3-state outputs designed to sink up to 12 mA, and include $25-\Omega$ sink resitors	4Q [] 9 12] 5Q GND [] 10 11] LE

to reduce overshoot and undershoot.

The eight latches of the SN74F2373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When the LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable $(\overline{\mathsf{OE}})$ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74F373 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74F373 is characterized for operation from 0°C to 70°C.

_	(each latch)							
	I	OUTPUT						
0	E	LE	D	Q				
L	-	Н	Н	Н				
L	-	Н	L	L				
L	-	L	Х	Q ₀				
F	ł	Х	Х	Z				

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated

SN74F2373 25-Ω OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SDFS100 – JANUARY 1996

logic symbol[†]






logic diagram (positive logic)

To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematic diagram



Typical Output Configuration



SN74F2373 25- Ω OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SDFS100 - JANUARY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}
Input voltage range, V _I (see Note 1)
Input current range, I _I
Voltage range applied to any output in the disabled or power-off state, V_O
Voltage range applied to any output in the high state, V_{O}
Current into any output in the low state, Io
Operating free-air temperature range, T _A
Storage temperature range, T _{stg}
[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded if the input current ratings are observed.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
IК	Input clamp current			-18	mA
ЮН	High-level output current			-3	mA
IOL	Low-level output current			12	mA
ТĄ	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP [‡]	MAX	UNIT		
VIK	V _{CC} = 4.5 V,	lj = – 18 mA			-1.2	V		
		I _{OH} = – 1 mA	2.5	3.4				
VOH	$V_{CC} = 4.5 V$	$I_{OH} = -3 \text{ mA}$	2.4	3.3		V		
	V _{CC} = 4.75 V,	$I_{OH} = -1 \text{ mA to} - 3 \text{ mA}$	2.7			V		
Ve		I _{OL} = 1 mA		0.2	0.5	V		
V _{OL}	$V_{CC} = 4.5 V$	I _{OL} = 12 mA		0.5	0.75	v		
IOZ(H)	V _{CC} = 5.5 V,	V _O = 2.7 V			50	μA		
IOZ(L)	V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-50	μA		
l	V _{CC} = 5.5 V,	V ₁ = 7 V			0.1	mA		
IН	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA		
١ _{١L}	V _{CC} = 5.5 V,	V _I = 0.5 V			- 0.6	mA		
los§	V _{CC} = 5.5 V,	$V_{O} = 0$			-150	mA		
ICC(H)	V _{CC} = 5.5 V,	See Note 2, Condition A		38	55	mA		
ICC(L)	V _{CC} = 5.5 V,	See Note 2, Condition B		46	66	mA		
I _{CC(Z)}	V _{CC} = 5.5 V,	See Note 2, Condition C		43	62	mA		

[‡] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

NOTE 2:

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

ICC is measured with the outputs open under the following conditions:

A. OE at ground (0) and all other inputs at 4.5 V.

B. LE at 4.5 V and all other inputs grounded.

C. OE at 4.5 V and all other inputs grounded.

SN74F2373 **25-** Ω OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SDFS100 – JANUARY 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C		MIN	MIN MAX	UNIT
		MIN	MAX			
tw	Pulse duration, LE high	6		6		ns
t _{su}	Setup time, data before LE \downarrow	2		2		ns
th	Hold time, data after LE \downarrow	5		6		ns

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R R	CC = 5 L = 50 F 1 = 500 2 = 500 A = 25°	PF, Ω, Ω,	$V_{CC} = 4.5 V = 50 PF, R_1 = 500 \Omega, R_2 = 500 \Omega, T_A = MIN TO$		UNIT
			MIN	TYP	MAX	MIN	MAX	
^t PLH	D	0	2.2	4.4	7	2.1	9	ns
^t PHL		Q	1.2	4.1	5.5	1.2	7	115
^t PLH	LE	0	4.2	7.3	11.5	4.2	13	ns
^t PHL		Q	2.2	4.2	7	2.2	8	115
^t PZH	OE	Q	1.2	4.1	11	1.2	12	ns
^t PZL		Q	1.2	6	8.3	1.2	9.5	115
^t PHZ	OE	Q	1.2	4.2	6.5	1.2	7.5	
^t PLZ		y y	1.2	3.5	6	1.2	6	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN74F2373 25-Ω OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SDFS100 – JANUARY 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, t_f = t_f \leq 2.5 ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated