

# SN54F243, SN74F243 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDFS086 – MARCH 1987 – REVISED OCTOBER 1993

- Asynchronous Communication Between Data Buses
- Local Bus-Latch Capability
- True Logic
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


## description

These quadruple bus transceivers are designed for asynchronous communications between data buses. The control function implementation allows for maximum flexibility in timing. These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable (OEBA and  $\overline{\text{OEAB}}$ ) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated.


The dual-enable configuration gives the quadruple bus transceivers the capability to store data by simultaneous enabling of OEBA and  $\overline{\text{OEAB}}$ . Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (eight in all) remain at their states. The 4-bit codes appearing on the two sets of buses will be identical for the 'F243.

The SN54F243 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74F243 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54F243 . . . J PACKAGE  
SN74F243 . . . D OR N PACKAGE  
(TOP VIEW)



SN54F243 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE

INPUTS		FUNCTION
$\overline{\text{OEAB}}$	OEBA	
L	L	A to B
H	H	B to A
H	L	Isolation
L	H	Latch A and B (A = B)


# SN54F243, SN74F243

## QUADRUPLE BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS


SDFS086 – MARCH 1987 – REVISED OCTOBER 1993

#### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

# SN54F243, SN74F243 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDFS086 – MARCH 1987 – REVISED OCTOBER 1993

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	–1.2 V to 7 V
Input current range	–30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	–0.5 V to 5.5 V
Voltage range applied to any output in the high state	–0.5 V to $V_{CC}$
Current into any output in the low state: SN54F243	96 mA
SN74F243	128 mA
Operating free-air temperature range: SN54F243	–55°C to 125°C
SN74F243	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

## recommended operating conditions

		SN54F243			SN74F243			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.8			0.8	V
$I_{IK}$	Input clamp current			–18			–18	mA
$I_{OH}$	High-level output current			–12			–15	mA
$I_{OL}$	Low-level output current			48			64	mA
$T_A$	Operating free-air temperature	–55		125	0		70	°C



# SN54F243, SN74F243

## QUADRUPLE BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SDFS086 – MARCH 1987 – REVISED OCTOBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54F243			SN74F243			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = −18 mA		−1.2			−1.2			V
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = −3 mA	2.4	3.3		2.4	3.3		V
			I <sub>OH</sub> = −12 mA	2	3.2					
			I <sub>OH</sub> = −15 mA				2	3.1		
		V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = −3 mA					2.7			
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA	0.38		0.55				V
			I <sub>OL</sub> = 64 mA				0.42		0.55	
I <sub>I</sub>	A or B port	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V	1			1			mA
	Control inputs		V <sub>I</sub> = 7 V	0.1			0.1			
I <sub>IH</sub>	A or B port‡	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V		70			70			μA
	Control inputs			20			20			
I <sub>IL</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.5 V		−1			−1.6			mA
I <sub>OS</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0		−100	−225		−100	−225		mA
I <sub>CC</sub>		V <sub>CC</sub> = 5.5 V, See Note 2	Outputs high	64	80		64	80		mA
			Outputs low	64	90		64	90		
			Outputs disabled	71	90		71	90		

† All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured either with all transceivers enabled in only one direction or all transceivers disabled.

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX†				UNIT
			'F243			SN54F243		SN74F243		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1.7	3.6	5.2	1.2	6.5	1.2	6.2	ns
t <sub>PHL</sub>			1.7	3.6	5.2	1.2	8.5	1.2	6.5	
t <sub>PZH</sub>	Enable	A or B	1.2	3.9	5.7	1.2	8	1.2	6.7	ns
t <sub>PZL</sub>			1.2	5.4	7.5	1.2	10.5	1.2	8.5	
t <sub>PHZ</sub>	Disable	A or B	1.2	4.1	6	1	7.5	1	7	ns
t <sub>PLZ</sub>			2	4.5	6	2	8.5	2	7	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: Load circuits and waveforms are shown in Section 1.



## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.