SDFS060

#### SN54F192A, SN74F192A SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS WITH DUAL CLOCK AND CLEAR SOF3003 - DXXXX, JANUARY 1991

- High Speed f<sub>MAX</sub> of 125 MHz Typical
- Parallel Asynchronous Load for Modulo–N Count Lengths
- Look-Ahead Circuitry Enhances Speed of Cascaded Counters
- Fully Synchronous in Count Modes
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

The 'F192A is a synchronous, 4-bit decade reversable up/down counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of either count (clock) input (Up or Down). The direction of the count is determined by which count input is pulsed while the other count input is high. SN54F192A ... J PACKAGE SN74F192A ... D OR N PACKAGE







NC-No internal connection

All four counters are fully programmable; that is, each output may be preset to either level by placing a low on the LOAD input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counter to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided that forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs.

These counters were designed to be cascaded without the need for external circuitry. The borrow output  $(\overline{BO})$  produces a low-level pulse while the count is zero (all outputs low) and the DOWN input is low. Similarly, the carry output ( $\overline{CO}$ ) produces a low-level pulse while the count is maximum (9 or 15) and the UP input is low. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs, respectively, of the succeeding counter.

The SN54F192A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F192A is characterized for operation from 0°C to 70°C.

PRODUCT PREVIEW documents contain information on products in the formetive or design phase of development. Cherecteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



### logic symbolt



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91–1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.





Pin numbers shown are for D, J, and N packages.



#### typical clear, lead, and count sequence

Illustrated below is the following sequence:

- Clear outputs to zero.
  Load (preset) to BCD seven.
  Count up to eight, nine, carry, zero, one, and two.
  Count down to one, zero borrow, nine, eight, and seven.





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, Vcc	
Input voltage range, V <sub>I</sub> †	
Input current range,	
Voltage applied to any output In the high state	
Current into any output in the low state	
Operating free-air temperature range: SN54F192A	
	0 °C to 70 °C
Store temperature range	

<sup>†</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### recommended operating conditions

		Sł	SN54F192A			SN74F192A			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧	
VIН	High-level input voltage	2			2			٧	
VIL	Low-level input voltage		•	0.8			0.8	v	
ļΙK	input clamp current			18			18	mА	
<sup>I</sup> OH	High-level output current			-1			-1	mA	
IOL.	Low-level output current			20		· · · · · ·	20	mΑ	
TA	Operating free-air temperature	-55		125	0		70	۰C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54F192A			Sh			
FARAMETER				MIN	TYPT	MAX	MIN	TYP#	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lj ≖18 mA				-1.2			-1.2	٧
V	Vcc = 4.5 V,	loH = −1 mA		2.5	3.4		2.5	3.4		٧
VOH	V <sub>CC</sub> = 4.75 V,	Юн =1 лА		1			2.7			v
VOL	$V_{\rm CC} = 4.5 V_{\rm c}$	loL = 20 mA			0.3	0.5		0.3	0.5	v
4	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V		1		0.1	-		0.1	mA
ltH	V <sub>CC</sub> = 5.5 V,	Vj = 2.7 V				20			20	μΑ
<sup>I</sup> IL	V <sub>CC</sub> = 5.5 V,	VI = 0.4 V	CTEN	1		-1.8		<u></u>	-1.8	mA
ч <b>с</b>		4] = 0.4 4	Others			0.6			-0.6	mA
los§	$V_{\rm CC} = 5.5 V_{\rm r}$	VI = 2.25 V		-60		-150	-60		-150	mA
lcc	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0		1	40	55		40	55	mA

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

\$Not more than out output should be shorted at a time and duration of the short circuit should not exceed one second.



#### timing requirements

-----

			TA = 25°C		TA = 25°C SN54F192A		SN74F192A		
l			MIN	MAX	MIN	MAX	MIN	MAX	
Iclock	Clock frequency		175		175		175		MHz
	Pulse duration	CLR high	6		6		6		
t <sub>w</sub>		LOAD low	6	6		6		6	
		UP or DOWN high or low	4.5		5		5		
tsu	Setup time	Data before LOAD inactive	10		10		10		
		CLR inactive before UP1 or DOWN1	12		12		12		пз
		LOAD inactive before UPT or DOWNT	8 8 8						
t <sub>h</sub>	Hold time	Data after LOAD inactive	2		2		2		ns

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)						ρ <b>F</b> , Ω,	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX†				UNIT
			'F192A		SN54F192A		SN74F192A		1			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX			
fmax			100	_		100		100		MHz		
<sup>t</sup> PLH	UP	_	3.7	8.5	12	3.7	14	3.7	13	ns		
<sup>t</sup> PHL		03	4.7	8	11.5	4.7	13	4.7	12	,13		
tplm	DOWN		1.2	4	7	0.7	8.5	0.7	7.5	ns		
<sup>t</sup> PHL		56	5.7	9	12	5.7	14	5.7	13	, na		
t <sub>PLH</sub>			1.7	4.5	7.5	1.7	9	1.7	0	ns		
<sup>t</sup> PHL	CLR	Any Q	2.2	5	7.5	2.2	9	2.2	8	nə		
tpLH			1.7	4.5	8	1.7	9.5	1.2	8.5	- 115		
<sup>t</sup> PHL	LOAD	Any Q	5.2	7.5	11.5	4.2	13	4.2	12			
tpLH			5.7	9	12.1	5.7	14	5.7	13	ns		
<sup>t</sup> PHL		Any Q	4.2	8	11	4.2	13	4.2	12			
t <sub>t</sub>		Any	7.2	11	16	7.2	18	7.2	17	ns		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



#### From Output Test Under Test PoInt Cı R2 (See Note A) LOAD CIRCUIT 3 V Timing 3 V 1.5 V High-Level Inpui 1.5 V 1.5 V 0 V Pulse 0 V Þ – Կո L<sub>ma</sub> 3 V Data 1.5 V 1.5 V 3 V Input o v Low-Level 1.5 V 1.5 V Pulse οv VOLTAGE WAVEFORMS SETUP AND HOLD TIMES **VOLTAGE WAVEFORMS** PULSE DURATIONS 3.5 V Input 1.5 V 1.5 V 0 V ы 1PHL <sup>†</sup>PLH ۷он in-Phase 1.5 V 1.6 V Output VOL <sup>t</sup>PLH PHL-4 ۷он Out-of-Phase 1.5 V 1.5 V Output VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses have the following characteristics: PRR = 1 MHz,  $t_r = t_F \le 2.5$  ns, duty cycle = 50 %. C.The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated