SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993

<ul> <li>Fully Synchronous Operation for Counting and Programming</li> </ul>	D OR N PACKAGE (TOP VIEW)
<ul> <li>Internal Look-Ahead Circuitry for Fast Counting</li> </ul>	$U/\overline{D}$ $\begin{bmatrix} 1 & 16 \end{bmatrix} V_{CC}$ CLK $\begin{bmatrix} 2 & 15 \end{bmatrix} RCO$
<ul> <li>Carry Output for N-Bit Cascading</li> </ul>	CLK [] 2 15 [] RCO A [] 3 14 [] Q <sub>A</sub>
• Fully Independent Clock Circuit	B [ 4 13 ] Q <sub>B</sub>
<ul> <li>Package Options Include Plastic</li> </ul>	C [] 5 12 ] Q <sub>C</sub>
Small-Outline Packages and Standard	D611Q
Plastic 300-mil DIPs	
	GND [ 8 9 ] LOAD
description	

## description

This synchronous, presettable, 4-bit up/down decade counter features an internal carry look-ahead circuitry for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable ( $\overline{\text{ENP}}$ ,  $\overline{\text{ENT}}$ ) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

This counter is fully programmable; that is, it may be preset to any number between 0 and its maximum count. The load-input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous application without additional gating. Instrumental in accomplishing this function are two count-enable (ENP, ENT) inputs and a ripple-carry ( $\overline{RCO}$ ) output. Both  $\overline{ENP}$  and  $\overline{ENT}$  must be low to count. The direction of the count is determined by the level of the up/down (U/D) input. When U/D is high, the counter counts up; when low, it counts down. Input  $\overline{ENT}$  is fed forward to enable the  $\overline{RCO}$ .  $\overline{RCO}$  thus enabled will produce a low-level pulse while the count is zero (all inputs low) counting down or maximum (9 or 15) counting up. This low-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at  $\overline{ENP}$  or  $\overline{ENT}$  are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.


The SN74F168 features a fully independent clock circuit. Changes at control inputs ( $\overline{ENP}$ ,  $\overline{ENT}$ ,  $\overline{LOAD}$  or  $U/\overline{D}$ ) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.

The SN74F168 is characterized for operation from 0°C to 70°C.



SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993


#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993




logic diagram (positive logic)




SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### logic symbol, each flip-flop



## logic diagram, each flip-flop (positive logic)



#### FUNCTION TABLE (each flip-flop)

		FLIP-FLOP INPUTS OUTPU			PUTS		
LOAD	CLK	LOAD	TE	CLK	DATA	q	Q
L	$\uparrow$	Н	L	$\downarrow$	Н	Н	L
L	$\uparrow$	н	L	$\downarrow$	L	L	н
н	$\uparrow$	L	н	$\downarrow$	х	$\overline{Q}_0$	Q <sub>0</sub>
н	$\uparrow$	L	L	$\downarrow$	Х	Q <sub>0</sub>	$\overline{Q}_0$




SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven





SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$\ldots$ –1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	$\dots -0.5$ V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
Iк	Input clamp current			-18	mA
ЮН	High-level output current			- 1	mA
IOL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP‡	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2	V	
Voн	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		V	
VОН	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA	2.7				
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5	V	
lj	V <sub>CC</sub> = 5.5 V,	$V_{I} = 7 V$			0.1	mA	
ЧН	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μA	
ENT	ENT				- 1.2	mA	
IIL All other	$V_{\rm CC} = 5.5 \text{ V},$	VI =05.9 v			- 0.6	ША	
IOS§	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0$	-60		-150	mA	
lcc	V <sub>CC</sub> = 5.5 V,	See Note 2		38	52	mA	

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> =  $25^{\circ}$ C.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with B and ENT inputs high and all other inputs low.



SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V <sub>CC</sub> = T <sub>A</sub> = 2	= 5 V, 25°C	MIN	МАХ	UNIT	
				MIN	MAX				
fclock	Clock frequency			0	100	0	90	MHz	
tw	Pulse duration	CLK high or low		5		5.5		ns	
	Setup time	Data before CLK↑	High or low	4		4.5			
		LOAD before CLK↑	High or low	8		9		7	
t <sub>su</sub>		ENP and ENT before CLK <sup>↑</sup>	High or low	5		6		ns	
			High	11		12.5			
		U/D before CLK↑	Low	16.5		18			
	Hold time	Data after CLK↑	High or low	3		3.5			
		LOAD after CLK↑	High or low	0		0	0		
th		ENP and ENT after CLK <sup>↑</sup>	High or low	0		0		ns	
		U/D after CLK↑	High or low	0		0			

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL = 50 pF, RL = 500 Ω,		V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R <sub>L</sub> = 500 Ω T <sub>A</sub> = MIN t	;	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			100	115		90		MHz
<sup>t</sup> PLH	CLK	Q	2.2	6.1	8.5	2.2	9.5	ns
<sup>t</sup> PHL		Q	3.2	8.6	11.5	3.2	13	115
<sup>t</sup> PLH	CLK	RCO	4.7	11.6	15.5	4.7	17	ns
<sup>t</sup> PHL	CLK	RCO	3.2	8.1	11	3.2	12.5	115
<sup>t</sup> PLH	ENT	RCO	1.7	4.1	6	1.7	7	ns
<sup>t</sup> PHL	EINI	RCO	1.7	5.6	8	1.7	9	115
<sup>t</sup> PLH	U/D	RCO	2.7	8.1	11	2.7	12.5	ns
<sup>t</sup> PHL	0,0	NOO	3.2	12.1	16	3.2	17.5	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated