## SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993


 Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

### description

The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. The SN74F112 can perform as a toggle flip-flop by tying J and K high.

The SN74F112 is characterized for operation from 0°C to 70°C.

#### D OR N PACKAGE (TOP VIEW)




#### **FUNCTION TABLE**

INPUTS				OUTPUTS		
PRE	CLR	CLK	J	K	ø	Ø
L	Н	Х	Х	Х	Н	L
Н	L	X	Χ	Χ	L	Н
L	L	X	Χ	X	H <sup>†</sup>	H <sup>†</sup>
Н	Н	$\downarrow$	L	L	$Q_0$	$\overline{Q}_0$
Н	Н	$\downarrow$	Н	L	Н	L
Н	Н	$\downarrow$	L	Н	L	Н
Н	Н	$\downarrow$	Н	Н	Toggle	
Н	Н	Н	Χ	Χ	$Q_0$	$\overline{Q}_0$

<sup>†</sup> The output levels in this configuration are not guaranteed to meet the minimum levels for V<sub>OH</sub>. Furthermore, this configuration is nonstable; that is, it will not persist when either PRE or CLR returns to its inactive (high) level.


SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram, each flip-flop (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



## SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
lıĸ	Input clamp current			-18	mA
lOH	High-level output current			- 1	mA
loL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2	V	
VOH		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.5	3.4		V	
		$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.7			V	
V <sub>OL</sub>		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.3	0.5	V	
II		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1	mA	
IIH		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20	μΑ	
	J or K					- 0.6		
I₁∟	PRE or CLR	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			-3	mA	
	CLK					- 2.4		
los <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-60		-150	mA	
Icc		$V_{CC} = 5.5 \text{ V},$	See Note 2		12	19	mA	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 2: ICC is measured with all outputs open, the Q and  $\overline{Q}$  outputs alternately high and the clock input grounded at the time of measurement.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> =	= 5 V, 25°C	MIN	MAX	UNIT	
			MIN	MAX				
f <sub>clock</sub>	Clock frequency		0	110	0	100	MHz	
t <sub>W</sub>	Pulse duration	CLK high or low	4.5		5		ns	
	ruise duration	CLR or PRE low	4.5		5		115	
t <sub>su</sub>	Catura times data hafana OLIK	High	4		5			
	Setup time, data before CLK↓	Low	3	3 3.5			ns	
th	Hold time date after CLV	High	0		0			
	Hold time, data after CLK↓	Low	0		0		ns	
t <sub>su</sub>	Setup time, inactive state, data before CLK↓§	CLR or PRE high	4		5		ns	

 $<sup>\</sup>overline{\S}$  Inactive-state state setup time is also referred to as recovery time.

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$ = 5 V, $C_{L}$ = 50 pF, $R_{L}$ = 500 Ω, $T_{A}$ = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX $^{\dagger}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			110	130		100		MHz
<sup>t</sup> PLH	CLK	Q or Q	1.2	4.6	6.5	1.2	7.5	ns
<sup>t</sup> PHL		QOQ	1.2	4.6	6.5	1.2	7.5	115
<sup>t</sup> PLH	PRE or CLR	Q or Q	1.2	4.1	6.5	1.2	7.5	ns
<sup>t</sup> PHL	I NE OI CEN	Q 01 Q	1.2	4.1	6.5	1.2	7.5	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated