#### SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SDFS046A – MARCH 1987 – REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

These devices contain two independent positiveedge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.


The SN54F74 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F74 is characterized for operation from 0°C to 70°C.


**FUNCTION TABLE** 

	INP	OUTPUTS			
PRE	CLR	CLK	D	Q	Ø
L	Н	Х	Х	Н	L
н	L	Х	Х	L	н
L	L	Х	Х	н†	н†
н	н	$\uparrow$	Н	н	L
н	н	$\uparrow$	L	L	Н
н	Н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$

<sup>†</sup> The output levels are not guaranteed to meet the minimum levels for V<sub>OH</sub>. Furthermore, this configuration is nonstable; that is, it will not persist when PRE or CLR returns to its inactive (high) level.

SN54F74 ... J PACKAGE SN74F74 ... D OR N PACKAGE (TOP VIEW)





NC - No internal connection


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET


SDFS046A - MARCH 1987 - REVISED OCTOBER 1993

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

#### logic diagram, each flip-flop (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the high state	$\dots$ -0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range: SN54F74	−55°C to 125°C
SN74F74	0°C to 70°C
Storage temperature range	−65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



#### SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SDFS046A - MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

		SN54F74			SN74F74			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Iк	Input clamp current			-18			-18	mA
IOH	High-level output current			- 1			- 1	mA
IOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ETED	TEST CONDITIONS		:	SN54F74			SN74F74			
PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = –18 mA			-1.2			-1.2	V	
N/		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		v	
VOH		V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA				2.7			v	
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	V	
lj		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
Iн		$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			20			20	μA	
Da	ta, CLK	, CLK	VI=°05.5′ V			- 0.6			- 0.6	mA	
I <sub>IL</sub> PR	E or CLR	V <sub>CC</sub> = 5.5 V,	v] = 0.5 v			- 1.8			- 1.8	ША	
los‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA	
ICC		V <sub>CC</sub> = 5.5 V,	See Note 2		10.5	16		10.5	16	mA	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V,  $T_A = 25^{\circ}C$ .

<sup>‡</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured with D, CLK, and PRE grounded then with D, CLK, and CLR grounded.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C ′F74		SN54	F74	SN74F74		UNIT
			MIN	MAX	MIN	MAX	MIN MAX		
fclock	Clock frequency		0	100	0	80	0	100	MHz
•	Pulse duration	CLK high, PRE or CLR low	4		4		4		ns
tw		CLK low	5		6		5		
	Setup time, data before CLK↑	High	2		3		2		ns
t <sub>su</sub>		Low	3		4		3		
	Setup time, inactive-state before CLK <sup>\$</sup>	PRE or CLR to CLK	2		3		2		
th		High	1		2		1		
	Hold time, data after $CLK\uparrow$	Low	1		2		1		ns

§ Inactive-state setup time is also referred to as recovery time.



# SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SDFS046A – MARCH 1987 – REVISED OCTOBER 1993

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (оитрит)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C ′F74		$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_{L} = 50 \text{ pF},$ $R_{L} = 500 \Omega,$ $T_{A} = \text{MIN to MAX}^{\dagger}$ $\text{SN54F74} \qquad \text{SN74F74}$				UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			100	145		80		100		MHz
<sup>t</sup> PLH	CLK	Q or Q	3	4.9	6.8	3.8	8.5	3	7.8	ns
<sup>t</sup> PHL		QOIQ	3.6	5.8	8	4.4	10.5	3.6	9.2	115
<sup>t</sup> PLH	PRE or CLR	Q or $\overline{Q}$	2.4	4.2	6.1	3.2	8	2.4	7.1	20
<sup>t</sup> PHL			2.7	6.6	9	3.5	11.5	2.7	10.5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: Load circuits and waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated