SN54F00, SN74F00 **QUADRUPLE 2-INPUT POSITIVE-NAND GATES**

CHIE 4 EOO

SDFS035A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic **Small-Outline Packages, Ceramic Chip** Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These devices contain four independent 2-input NAND gates. They perform the Boolean functions $Y = \overline{A \bullet B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54F00 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F00 is characterized for operation from 0°C to 70°C.



INP	UTS	OUTPUT
Α	В	Y
Н	Н	L
L	Х	н
Х	L	н

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54F00JPACKAGE										
SN74F00 D OR N PACKAGE										
	(TO	P VIEW)								
		U	-							
1A L	1	14	J V _{CC}							
1B [2	13	V _{CC}] 4B							
1Y [3	12] 4A							
	4	11] 4Y							
2B [5	10] 3B							
	6	9] 3A							
GND [7	8] 3Y							

SN54F00 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

2–3

SN54F00, SN74F00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SDFS035A - MARCH 1987 - REVISED OCTOBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, VI (see Note 1)	–1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	\dots -0.5 V to V _{CC}
Current into any output in the low state	40 mÅ
Operating free-air temperature range: SN54F00	-55°C to 125°C
SN74F00	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F00		SN74F00			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Iк	Input clamp current			-18			-18	mA
ЮН	High-level output current			- 1			- 1	mA
IOL	Low-level output current			20			20	mA
Т _А	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54F00			SN74F00			
PARAMETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lj = –18 mA			-1.2			-1.2	V	
Voн	V _{CC} = 4.5 V,	I _{OH} = – 1 mA	2.5	3.4		2.5	3.4		V	
VОН	V _{CC} = 4.75 V,	I _{OH} = – 1 mA				2.7				
VOL	V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V	
lı	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
Чн	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA	
١ _{١L}	V _{CC} = 5.5 V,	VI = 0.5 V			- 0.6			- 0.6	mA	
los§	V _{CC} = 5.5 V,	$V_{O} = 0$	-60		-150	-60		-150	mA	
Іссн	V _{CC} = 5.5 V,	V _I = 0		1.9	2.8		1.9	2.8	mA	
ICCL	V _{CC} = 5.5 V,	V _I = 4.5 V		6.8	10.2		6.8	10.2	mA	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



SN54F00, SN74F00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SDFS035A - MARCH 1987 - REVISED OCTOBER 1993

switching characteristics (see Note 2)

PARAMETER	ETER FROM TO (INPUT) (OUTPUT)	-	$V_{CC} = 5 V,$ $C_{L} = 50 pF,$ $R_{L} = 500 Ω,$ $T_{A} = 25°C$			V_{CC} = 4.5 V to 5.5 V, C_{L} = 50 pF, R_{L} = 500 Ω, T_{A} = MIN to MAX [†]				UNIT
			MIN	Έ00 ΤΥΡ	MAX	SN54 MIN	IF00 MAX	SN74 MIN	F00 MAX	
t _{PLH}	A or B	Y	1.6	3.3	5	2	7	1.6	6	
^t PHL	AUIB		1	2.8	4.3	1.5	6.5	1	5.3	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated