SDFS032A - D3213, JANUARY 1989 - REVISED OCTOBER 1993

- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

The 'F166A parallel-in or serial-in, serial-out registers feature gated clock (CLK INH and CLK) inputs and an overriding clear (\overline{CLR}) input. The parallel-in or serial-in modes are established by the shift/load (SH/ \overline{LD}) input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited.

Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive OR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free-running, and the register can be stopped on command with the other clock input. The clock inhibit input should be changed to the high level only when the clock input is high. The direct clear (CLR) overrides all other inputs, including the clock, and resets all flip-flops to zero.

The SN54F166A is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74F166A is characterized for operation from 0°C to 70°C.

	I66A J PACKAGE A D OR N PACKAG (TOP VIEW)	E
SER A C C CLK INH CLK GND	1 16 V _{CC} 2 15 SH/LD 3 14 H 4 13 Q _H 5 12 G 6 11 F 7 10 E 8 9 CLR	
	66A FK PACKAGE (TOP VIEW) D D D D D V D D D D V D D D D	
B 4 C 5 NC 6 D 7 CLK INH 8	3 2 1 20 19 18 H 17 Q ₁ 16 NO 15 G 14 F 9 10 11 12 13 9 10 2 K W 3 2 Q K W	+ 2

NC - No internal connection

			FU	NCTION	TADLE							
		INF	NPUTS INTERNAL									
CLR	SH/LD	CLK INH	CLR	SER	PARALLEL	OUTPUTS		OUTPUTS				OUTPUT Q _H
	3H/LD		CLK	SER	ΑΗ	QA	QB	ЧЧ				
L	Х	Х	Х	Х	Х	L	L	L				
н	х	L	L	Х	Х	Q _{A0}	Q _{B0}	Q _{H0}				
н	L	L	Ŷ	Х	ah	а	b	h				
н	Н	L	Ŷ	Н	х	Н	Q _{An}	Q _{Gn}				
н	Н	L	Ŷ	L	Х	L	Q _{An}	Q _{Gn}				
н	Х	Н†	\uparrow	Х	х	Q _{A0}	Q _{B0}	Q _{H0}				

FUNCTION TABLE

[†] The CLK INH input was taken to the high level in a prior configuration when CLK was high.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated

SDFS032A - D3213, JANUARY 1989 - REVISED OCTOBER 1993

logic symbol[†]



 † This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



logic symbol (positive logic)



Pin numbers shown are for the D, J, and N packages.

SN54F166A, SN74F166A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

SDFS032A - D3213, JANUARY 1989 - REVISED OCTOBER 1993

SDFS032A - D3213, JANUARY 1989 - REVISED OCTOBER 1993



typical clear, shift, load, inhibit, and shift operations

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	– 0.5 V to 7 V
Input voltage range, VI (see Note 1)	– 1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage applied to any output in the high state, VO	$\dots - 0.5 \text{ V to V}_{CC}$
Current into any output in the low state, IO	40 mA
Operating free-air temperature range: SN54F166A	– 55°C to 125°C
SN74F166A	0°C to 70°C
Storage temperature range	– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		SN54F166A			SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Iк	Input clamp current			- 18			- 18	mA
ЮН	High-level output current			- 1			- 1	mA
IOL	Low-level output current			20			20	mA
Тд	Operating free-air temperature	- 55		125	0		70	°C



SDFS032A - D3213, JANUARY 1989 - REVISED OCTOBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			N54F166	A	SI	UNIT		
PARAMETER		TEST CONDITIONS				MAX	MIN	түр†	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = – 18 mA				- 1.2			- 1.2	V
Veri	V _{CC} = 4.5 V,	$I_{\rm CC} = 4.5 \text{ V}, \qquad I_{\rm OH} = -1 \text{ mA}$		2.5	3.4		2.5	3.4		v
Vон	V _{CC} = 4.75 V,	I _{OH} = – 1 mA					2.7			v
VOL	V _{CC} = 4.5 V,	l _{OL} = 20 mA			0.35	0.5		0.35	0.5	V
lj	$V_{CC} = 0,$	V _I = 7 V				0.1			0.1	mA
lu i		V 27V. v	Control inputs			40			40	μA
ін	V _{CC} = 5.5 V,	V _I =2?Y v	Others			20			20	μΑ
lu.		VI =ንድን v	Control inputs			-40			-40	
ЧL	$V_{CC} = 5.5 V,$		Others			-20			-20	μA
los‡	V _{CC} = 5.5 V,	$V_{O} = 0$		- 60		- 150	- 60		- 150	mA
Icc	V _{CC} = 5.5 V				43	70		43	70	mA

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡]Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

timing characteristics

			$V_{CC} = 5 V$, $V_{CC} = 4.5 V t_{CC}$ $T_A = 25^{\circ}C$ $T_A = MIN to N$				5 V to 5.5 to MAX	V to 5.5 V, o MAX§	
			′F16	′F166A		SN54F166A		SN74F166A	
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	135			0	110	MHz
t _w Pulse duration		CLR low	4		4		4		
	Pulse duration	CLK high	4		4		4		ns
		CLK low	4		4		4		
		SH/LD high	2.5		2.5		2.5		ns
		SER	3.5		3.5		3.5		
t _{su}	Setup time before CLK^\uparrow	CLK INH low	2.5		2.5		2.5		
		ΑΗ	4		4		4		
		CLR high	2.5		2.5		2.5		
		SH/LD high	1		1		1		
	Hold time after CLK↑	SER	1.5		1.5		1.5		ns
th		CLK INH low	1.5		1.5		1.5		
		ΑΗ	1		1		1		

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDFS032A - D3213, JANUARY 1989 - REVISED OCTOBER 1993

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V, \\ C_{L} = 50 \text{ pF}, \\ R_{L} = 500 \Omega, \\ T_{A} = 25^{\circ}\text{C}$		V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†] SN54F166A SN74F166A				UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			135	175				110		MHz
^t PHL	CLR	QH	4.8	6	7.1	4.2	13.4	4.4	8.3	ns
^t PLH	CLK	0	4.6	5.9	7.1	4	9.4	4.2	8.2	
^t PHL	CLK	Q _H	4.6	5.8	6.9	3.9	9.4	4.1	8	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]Load circuits and waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated