	SYNCHRONOUS	WITH RESET	SN74F190 N DECADE COUNTE AND RIPPLE CLOC LY 1990 – REVISED OCTOBER 19
 High-Speed f_{max} of 125 MHz Typical Single Down/Up Count Control Line Look-Ahead Circuitry Enhances Specascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Loc Control Package Options Include Plastic Small-Outline Packages and Standar Plastic 300-mil DIPs 	ed of oad	D OR N PA (TOP V B [1 Q _B [2 Q _A [3 CTEN [4 D/U [5 Q _C [6 Q _D [7 GND [8	

description

The SN74F190A is a synchronous, 4-bit decade reversible up/down counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock (CLK) input if the enable (\overline{CTEN}) input is low. A high at \overline{CTEN} inhibits counting. The direction of the count is determined by the level of the down/up (D/\overline{U}) input. When D/\overline{U} is low, the counter counts up, and when D/\overline{U} is high, it counts down.

This counter features a fully independent clock circuit. Changes at the control ($\overline{\text{CTEN}}$ and D/\overline{U}) inputs that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter is dictated solely by the condition meeting the stable setup and hold times. This counter is fully programmable; that is, it may be preset to any number between 0 and 9 by placing a low on the load input and entering the desired data at the data inputs. The output changes to agree with the data inputs independent of the level of the clock input. This feature allows the counter to be used as a modulo-N divider by simply modifying the count length with the preset inputs.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is minimum (0) counting down or maximum (9) counting up. The ripple-clock (RCO) output produces a low-level output pulse under those same conditions, but only while the clock input is low. The counter can easily be cascaded by feeding the ripple-clock output to the enable input of the succeeding counter if parallel clocking is used or to the clock input if parallel enabling is used. The maximum/minimum count (MAX/MIN) output can be used to accomplish look-ahead for high speed operation.

The SN74F190A is characterized for operation from 0°C to 70°C.



)a Er

993

SN74F190A SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER WITH RESET AND RIPPLE CLOCK SDFS026B – D3690, JULY 1990 – REVISED OCTOBER 1993

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74F190A SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER WITH RESET AND RIPPLE CLOCK SDFS026B – D3690, JULY 1990 – REVISED OCTOBER 1993

logic diagram (positive logic)





SN74F190A SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER WITH RESET AND RIPPLE CLOCK

SDFS026B - D3690, JULY 1990 - REVISED OCTOBER 1993

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven





SN74F190A SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER WITH RESET AND RIPPLE CLOCK

SDFS026B - D3690, JULY 1990 - REVISED OCTOBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, VI (see Note 1)	$\dots -1.2$ V to 7 V
Input current range	– 30 mA to 5 mA
Voltage applied to any output in the high state	\dots – 0.5 V to V _{CC}
Current into any output in the low state	40 mÅ
Operating free-air temperature range	0 °C to 70 °C
Storage temperature range	– 55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input-voltage ratings may be exceeded if the input-current ratings are observed.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
IIK	Input clamp current			18	mA
ЮН	High-level output current			- 1	mA
IOL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP‡	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lj = – 18 mA				- 1.2	V	
Veri	V _{CC} = 4.5 V,	I _{OH} = – 1 mA		2.5	3.4		v	
VOH	V _{CC} = 4.75 V,	I _{OH} = – 1 mA		2.7				
VOL	V _{CC} = 4.5 V,	I _{OL} = 20 mA			0.3	0.5	V	
lı	V _{CC} = 5.5 V,	V _I = 7 V				0.1	mA	
Ιн	V _{CC} = 5.5 V,	V _I = 2.7 V				20	μA	
1		VI = 05.5' v	CTEN			- 1.8	mA	
ΙL	V _{CC} = 5.5 V,	v] = 0.5 v	Others			- 0.6	mA	
I _{OS} §	V _{CC} = 5.5 V,	$V_{O} = 0$		- 60		- 150	mA	
lcc	V _{CC} = 5.5 V,	Outputs open			40	55	mA	

[‡] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



SN74F190A SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER WITH RESET AND RIPPLE CLOCK SDFS026B – D3690, JULY 1990 – REVISED OCTOBER 1993

timing requirements

			V _{CC} = 5 V, T _A = 25°C		$V_{CC} = 4.5 V \text{ to } 5.5 V,$ T _A = MIN to MAX [†]		UNIT
			MIN	MAX	MIN	MAX	1
fclock	Clock frequency		0	90	0	90	MHz
t _W		LOAD low	6		6		
	Pulse duration	CLK high	4		4		ns
		CLK low	7		7		1
t _{su} Set		Data before LOAD↑	4		4		
		CTEN before CLK [↑]	6.5		6.5		
	Setup time	D/U before CLK↑	15		15		ns
		LOAD inactive before CLK [↑]	10		10		1
t _h		Data after LOAD↑	2		2		
	Hold time	CTEN after CLK [↑]	1		1		ns
		D/U after CLK↑	0		0		1

switching characteristics (see Note)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL RL TA	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			$V_{CC} = 4.5 V \text{ to } 5.5 V, \\ C_{L} = 50 \text{ pF}, \\ R_{L} = 500 \Omega, \\ T_{A} = \text{MIN to MAX}^{\dagger}$		
			MIN	TYP	MAX	MIN	MAX		
f _{max}			90			90		MHz	
^t PLH	CLK	Any Q	2.5	4.8	8	2	8.5	ns	
^t PHL		,, <u></u>	5	7	11.5	5	12		
^t PLH	CLK	MAX/MIN	6.5	9.4	12.5	6	13	ns	
^t PHL			6	8.9	11	6	12		
^t PLH	CLK	RCO	2.5	5.2	7.5	2	8	ns	
^t PHL	OER	1.00	3	4.8	7.5	2.5	8	110	
^t PLH	CTEN	RCO	2	5.7	7	2	7.8	ns	
^t PHL	OTEN	1,00	3	5	7.5	3	8	115	
^t PLH	D/U	RCO	8	13	16	8	17.8	ns	
^t PHL		1.00	4.5	8.1	10.5	4	11	110	
^t PLH	D/U	MAX/MIN	4	7.9	9.8	3	11.3	ns	
^t PHL	5,0		3	7.5	9.5	3	10	110	
^t PLH	A, B, C, or D	Any Q	2	4.7	7	1.5	7.5	ns	
^t PHL	A, B, O, O B		6.5	8.9	12	6.5	13	115	
^t PLH	A, B, C, or D	MAX/MIN	5.5	10.5	13.6	5	15.4	ns	
^t PHL	А, В, С, ОГВ		6.5	10	13	6	14	115	
^t PLH	A, B, C, or D	RCO	6	15	18.6	6	21.1	ns	
^t PHL	А, В, С, ОГВ	Kee	6	9.5	13.5	6	15	115	
^t PLH	LOAD	Any Q	4.5	7.7	9.8	4	11.4	ns	
^t PHL	LUAD	Ally Q	5.5	9.9	12.1	5	13.1	115	
^t PLH	LOAD	MAX/MIN	5.5	12.3	15.2	5.5	17	ns	
^t PHL			6	11.7	14	6	15.6	115	
^t PLH	LOAD	RCO	8.5	16.8	19.9	8.5	23.2	20	
^t PHL	LUAD	NUU	7.5	11.6	14	7	15.2	ns	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated