		SDAS	2
	 Operates at 3-V to 3.6-V V_{CC} Free-Running Read and Write Clocks Can 	DL PACKAGE (TOP VIEW)	
	Be Asynchronous or Coincident		
	 Read and Write Operations Synchronized to Independent System Clocks 	D17 🛛 2 55 🗍 Q17	
	 Low-Power Advanced CMOS Technology 	D16 [] 3 54] Q16 D15 [] 4 53 [] Q15	
		D13 []4 55 [] Q15 D14 []5 52 [] GND	
	 Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag 	D14 [13 32] 010 D13 [16 51] Q14	
		$D12 \begin{bmatrix} 7 \\ 50 \end{bmatrix} V_{CC}$	
	 Bidirectional Configuration and Width Expansion Without Additional Logic 	D11 [8 49] Q13	
		D10 9 48 Q12	
	 Input-Ready Flag Synchronized to Write Clock 	V _{CC} [] 10 47 [] Q11	
		D9 [] 11 46 [] Q10	
	 Output-Ready Flag Synchronized to Read Clock 	D8 [12 45] Q9	
		GND [] 13 44 [] GND	
	• Fast Access Times of 13 ns With a 50-pF	D7 [] 14 43 [] Q8	
	Load and All Data Outputs Switching Simultaneously	D6 [] 15 42]] Q7	
	-	D5 [] 16 41]] Q6	
	Data Rates From 0 to 50 MHz	D4 [] 17 40 [] Q5 D3 [] 18 39 [] V _{CC}	
	 Pin Compatible With SN74ACT7803 	D3 [] 18 39]] V _{CC} D2 [] 19 38 [] Q4	
	Packaged in Shrink Small-Outline 300-mil	$D_2 [1]^3 = 38[1] Q_4$ D1 [20 37] Q3	
	Package (DL) Using 25-mil Center-to-Center	$D = \begin{bmatrix} 2 \\ 2 \end{bmatrix} = \begin{bmatrix} 2 \\ 3 \end{bmatrix} \begin{bmatrix} 2 \\ 2 \end{bmatrix}$	
	Lead Spacing	HF [22 35] GND	
des	scription	PEN 23 34 Q1	
	•	AF/AE 🛛 24 33 🗍 Q0	
	The SN74ALVC7803 FIFO is suited for buffering	WRTCLK 25 32 RDCLK	
	asynchronous data paths at 50-MHz clock rates	WRTEN2 [26 31] RDEN	
	and 13-ns access times and is designed for 3-V to	WRTEN1 [27 30] OE2	
	3.6-V V _{CC} operation. The 56-pin shrink small-	IR 🛛 28 29 🗍 OR	

The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, <u>WRTEN2</u> is low, and input ready (IR) is high. Data is read from memory on the rising edge of RDCLK when RDEN, <u>OE1</u>, and <u>OE2</u> are low and output ready (OR) is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, <u>OE1</u>, and <u>OE2</u> levels. The OR flag indicates that valid data is present on the output buffer.

The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and half-full (HF) flags low and the almost-full/almost-empty (AF/AE) flag high. The FIFO must be reset upon power up.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

logic.

outline (DL) package offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



functional block diagram





Terminal Functions

TERMINAL			DECODIDEION			
NAME	NO.	1/0	DESCRIPTION			
AF/AE	24	0	Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 64 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or less words or (512 minus Y) or more words. AF/AE is high after reset.			
D0-D17	21–14, 12–11, 9–2	I	18-bit data input port			
HF	22	0	Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset.			
IR	28	о	Input ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset.			
OE1, OE2	56, 30	Output enables. When OE1, OE2, and RDEN are low and OR is high, data is read 30 I on a low-to-high transition of RDCLK. When either OE1 or OE2 is high, reads a the data outputs are in the high-impedance state.				
OR	OR 29		Output ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0–Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory.			
PEN	23	I	Program enable. After reset and before the first word is written to the FIFO, the binary value on $D0-D7$ is latched as an AF/AE offset value when PEN is low and WRTCLK is high.			
Q0-Q17	33–34, 36–38, 40–43, 45–49, 51, 53–55	0	18-bit data output port. After the first valid write to empty memory, the first word is output on $Q0-Q17$ on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on $Q0-Q17$.			
RDCLK	32	I	Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when OE1, OE2, and RDEN are low and OR is high. OR is synchronous to the low-to-high transition of RDCLK.			
RDEN	31	I	Read enable. When $\overline{\text{RDEN}}$, $\overline{\text{OE1}}$, and $\overline{\text{OE2}}$ are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK.			
RESET	1	I	Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high.			
WRTCLK	WRTCLK 25 I A low-to-high transition of WRTCLK writes data to memory when		Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK.			
WRTEN1, WRTEN2	27, 26	I	Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK.			



Define the AF/AE Flag Using the Default Value of X = Y = 64

Figure 1. Reset Cycle



1 RESET 0 1 PEN 0 WRTCLK 1 WRTEN1 0 WRTEN2 D0-D17 W1 W2 WЗ W4 W(X+2) С в Α RDCLK 2 1 3 1 OE1 0 1 RDEN 0 1 OE2 0 Invalid W1 Q0-Q17 OR AF/AE HF IR DATA WORD NUMBER FOR FLAG TRANSITIONS

DEVICE	TRANSITION WORD					
DEVICE	Α	В	С			
SN74ALVC7803	W257	W((513-Y)	W513			

Figure 2. FIFO Write





Figure 3. FIFO Read

RUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

offset values for AF/AE

The AF/AE flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 64 are used. The AF/AE flag is high when the FIFO contains X or less words or (512 minus Y) or more words.

Program enable (\overline{PEN}) should be held high throughout the reset cycle. \overline{PEN} can be brought low only when IR is high. On the following low-to-high transition of WRTCLK, the binary value on D0–D7 is stored as the almost empty offset value (X) and the almost full offset value (Y). Holding \overline{PEN} low for another low-to-high transition of WRTCLK reprograms Y to the binary value on D0–D7 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of WRTEN1 and WRTEN2. A maximum value of 255 can be programmed for either X or Y (see Figure 4). To use the default values of X = Y = 64, \overline{PEN} must be held high.



Figure 4. Programming X and Y Separately

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	– 50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Voltage applied to a disabled 3-state output	3.6 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	−65°C to 150°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings can be exceeded if the input and output clamp current ratings are observed.

2. This value is limited to 4.6 V maximum.



recommended operating conditions

			V _{CC} = 3.3	V \pm 0.3 V	$V_{CC} = 3.3$	V \pm 0.3 V	$V_{CC} = 3.3$	V \pm 0.3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VIH	High-level input voltage		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8	V
юн	High-level output current, Q outputs, flags	$V_{CC} = 3 V$		-8		-8		-8	mA
IOL	Low-level output current, Q outputs, flags	V _{CC} = 3 V		16		16		16	mA
fclock	Clock frequency			50		40		25	MHz
		D0-D17 high or low	9		10		14		
		WRTCLK high or low	7		8		12		
		RDCLK high or low	7		8		12		
tw	Pulse duration	PEN low	9		9		12		ns
		WRTEN1 high, WRTEN2 low	8		8		12		
		OE1, OE2 low	9		9		12		
		RDEN low	8		8		12		
	Setup time	D0–D17 before WRTCLK↑	5		5		5		
		WRTEN1, WRTEN2 before WRTCLK↑	5		5		5		
		OE1, OE2 before RDCLK↑	5		6		6		ns
t _{su}		RDEN before RDCLK↑	5		5		7		
		Reset: RESET low before first WRTCLK [↑] and RDCLK ^{↑†}	6		6		6		
		PEN before WRTCLK1	6		6		6		
		D0−D17 after WRTCLK↑	0		0		0		
		WRTEN1, WRTEN2 after WRTCLK1	0		0		0		
		OE1, OE2, RDEN after RDCLK↑	0		0		0		• ns
th	Hold time	Reset: RESET low after fourth WRTCLK [↑] and RDCLK ^{↑†}	2		2		2		
		PEN low after WRTCLK1	2		2		2		
TA	Operating free-air tempera	ture	0	70	0	70	0	70	°C

[†] To permit the clock pulse to be utilized for reset purposes



SN74ALVC7803 512 × 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	RAMETER	TEST CONDITIONS [†]			түр‡	MAX	UNIT
VIK		V _{CC} = 3 V,	I _{IK} = – 18 mA			-1.2	V
Val	Flags	V_{CC} = MIN to MAX,	I _{OH} = -100 μA	V _{CC} -0.2			v
∨он	Q outputs	V _{CC} = 3 V,	$I_{OH} = -8 \text{ mA}$	2.4			v
	Flags, Q outputs	V_{CC} = MIN to MAX,	l _{OL} = 100 μA			0.2	
VOL	Flags $V_{CC} = 3 V$, I_C		I _{OL} = 8 mA			0.4	V
	Q outputs	$V_{CC} = 3 V,$	I _{OL} = 16 mA	0.		0.55	
Ц		$V_{CC} = 3.6 V,$	V _I =V _{CC} or GND			± 5	μΑ
I _{OZ}		V _{CC} = 3.6 V,	$V_O = V_{CC}$ or GND			±10	μA
ICC		$V_{I} = V_{CC} \text{ or } 0,$	IO = 0			40	μA
∆I _{CC} §		V_{CC} = 3.6 V, One input at V_{CC} – 0.6 V	Other inputs at V_{CC} or GND,			500	μΑ
Ci		V _{CC} = 3.3 V,	$V_I = V_{CC}$ or GND, f = 1 MHz		2.5		pF
Co		$V_{CC} = 3.3 V,$	$V_{O} = V_{CC}$ or GND, f = 1 MHz		5.5		pF

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}C$.

§ This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 7)

PARAMETER	FROM	то	V _{CC} = 3.3	V \pm 0.3 V	V _{CC} = 3.3	V_CC = 3.3 V \pm 0.3 V		V \pm 0.3 V	UNIT
PARAMETER	(OUTPUT)	(INPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^f max	WRTCLK or RDCLK		50		40		25		MHz
^t pd	RDCLK↑	Any Q	4	13	4	15	4	20	ns
t _{pd} ¶		Any Q							115
^t pd	WRTCLK [↑]	IR	3	11	3	13	3	15	ns
^t pd	RDCLK↑	OR	3	11	3	13	3	15	ns
^t pd	WRTCLK↑	AF/AE	7	19	7	21	7	23	ns
^t pd	RDCLK↑	AF/AE	7	19	7	21	7	23	ns
^t PLH	WRTCLK↑	HF	7	17	7	19	7	21	ns
^t PHL	RDCLK↑	ПГ	7	18	7	20	7	22	115
^t PLH		AF/AE	2	11	2	13	2	15	
^t PHL	RESET low	HF	2	12	2	14	2	16	ns
t _{en}	OE1, OE2	Any O	2	11	2	11	2	14	
^t dis	UE1, UE2	Any Q	2	11	2	14	2	14	ns

¶ This parameter is measured with a 50-pF load (see Figure 7).

operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}C$

PARAMETER			TEST CON	ТҮР	UNIT	
C _{pd}	C _{pd} Power dissipation capacitance Outputs enabled		C _L = 50 pF,	f = 5 MHz	53	pF



SN74ALVC7803 512 × 18 **CLOCKED FIRST-IN, FIRST-OUT MEMORY**

SDAS274 - JANUARY 1995









Figure 6. Word-Width Expansion: 512 imes 36 Bit , 256 imes 36 Bit, and 64 imes 36 Bit





TYPICAL CHARACTERISTICS

calculating power dissipation

With I_{CCf} taken from Figure 7, the dynamic power (P_d), based on all data outputs changing states on each read, can be calculated by using:

 $\mathsf{P}_{\mathsf{d}} = \mathsf{V}_{\mathsf{C}\mathsf{C}} \times [\mathsf{I}_{\mathsf{C}\mathsf{C}(\mathsf{f})} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{C}\mathsf{C}} \times \mathsf{d}\mathsf{c})] + \Sigma(\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{o}})$

A more accurate total power (P_T) can be calculated if quiescent power (Pq) is also taken into consideration. Quiescent power (P_q) can be calculated using:

 $\mathsf{P}_{\mathsf{q}} = \mathsf{V}_{\mathsf{C}\mathsf{C}} \times [\mathsf{I}_{\mathsf{C}\mathsf{C}\mathsf{I}} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{C}\mathsf{C}} \times \mathsf{d}\mathsf{c})]$

Total power would be:

$$P_T = P_d + P_q$$

The above equations provide worst-case power calculations.

Where:

Ν	= number of inputs driven by TTL levels
ΔI_{CC}	= increase in power supply current for each input at a TTL high level
dc	= duty cycle of inputs at a TTL high level of 3.4 V
CL	 output capacitance load
f _o	 switching frequency of an output
ICCI	= idle current, supply current when FIFO is idle \approx pF \times f _{clock} = 0.2 \times f _{clock}
	(current is due to free-running clocks)
pF	= power factor (the slope of idle current versus clock frequency).
ICCf	 active current, supply current when FIFO is transferring data





PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

3-STATE OUTPUTS (ANY Q)								
PARA	METER	R1, R2	c∟†	S1				
	^t PZH	500 Ω	50 pF	GND				
ten	^t PZL	500 22	50 pr	6 V				
t	^t PHZ	500 Ω	50 pF	GND				
^t dis	^t PLZ	500 22	50 pr	6 V				
^t pd	^t PLH ^{/t} PHL	500 Ω	50 pF	Open				

[†] Includes probe and test-fixture capacitance

Figure 8. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated