SN74ALS533A, SN74AS533A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SDAS270 - DECEMBER 1994

 Eight Latches in a Single Package 3-State Bus-Driving Inverting Outputs 	DW OR N PACKAGE (TOP VIEW)			
• Full Parallel Access for Loading				
Buffered Control Inputs				
• pnp Inputs Reduce dc Loading on	1D 🛛 3 18 🗍 8D			
Data Lines	2 <u>D</u>] 4 17 [] 7 <u>D</u>			
• Package Options Include Plastic	2 <u>Q</u>] 5 16 [7 <u>Q</u>			
Small-Outline (DW) Packages and Standard	3Q [] 6 15 [] 6Q			
Plastic (N) 300-mil DIPs	3D [] 7 14 [] 6D			
	4 <u>D</u> <u>U</u> 8 13 <u>U</u> 5 <u>D</u>			
description	4 <u>Q</u>]9 12[]5Q			
These 8-bit D-type transparent latches feature	GND [10 11] LE			

These 8-bit D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While latch-enable (LE) input is high, the \overline{Q} outputs follow the complements of the data (D) inputs. When LE is taken low, the \overline{Q} outputs are latched at the inverses of the levels set up at the D inputs. The SN74ALS533A and SN74AS533A are functionally equivalent to the SN74ALS373A and SN74AS373, except for having inverted outputs.

A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.


The SN74ALS533A and SN74AS533A are characterized for operation from 0°C to 70°C.

(each latch)							
INPUTS			OUTPUT				
OE	LE	D	Q				
L	Н	Н	L				
L	н	L	н				
L	L	Х	\overline{Q}_0				
Н	Х	Х	Z				

FUNCTION TABLE (each latch)


SN74ALS533A, SN74AS533A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SDAS270 - DECEMBER 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SN74ALS533A, SN74AS533A **OCTAL D-TYPE TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS

SDAS270 - DECEMBER 1994

recommended operating conditions

		SN74ALS533A		UNIT	
		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-2.6	mA
IOL	Low-level output current			24	mA
tw	Pulse duration, LE high	15			ns
t _{su}	Setup time, data before LE \downarrow	15			ns
t _h	Hold time, data after LE \downarrow	7			ns
Т _А	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CON	NTIONS	SN74ALS533A		SN74ALS533A UNIT	
PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK	V _{CC} = 4.5 V,	l _l = –18 mA			-1.5	V
Ver	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I _{OH} = -0.4 mA	V _{CC} -2			V
VOH	V _{CC} = 4.5 V,	I _{OH} = -2.6 mA	2.4	3.2		v
No.		I _{OL} = 12 mA		0.25	0.4	V
VOL	$V_{CC} = 4.5 V$	I _{OL} = 24 mA		0.35	0.5	v
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			20	μA
lozl	V _{CC} = 5.5 V,	V _O = 0.4 V			-20	μA
li li	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
Чн	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
Ι _{ΙL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1	mA
IO‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
		Outputs high		10	17	
lcc	$V_{CC} = 5.5 V$	Outputs low		17	26	mA
		Outputs disabled		18.5	28	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SN74ALS533A, SN74AS533A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SDAS270 – DECEMBER 1994

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 V \text{ to } 5.5 V \text{CL} = 50 \text{ pF},$ R1 = 500 Ω , R2 = 500 Ω , T _A = MIN to MAX [†] SN74ALS533A		UNIT
			MIN	MAX	
^t PLH	D	Q	4	19	ns
^t PHL		Q	4	13	115
^t PLH	LE	A	5	23	
^t PHL	LE	Any Q	4	18	ns
^t PZH	OE		1	17	
^t PZL	OE	Any Q	4	18	ns
^t PHZ	ŌĒ	Any Q	2	10	
^t PLZ			2	16	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V ₁	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN74AS533A	0°C to 70°C
Storage temperature range	−65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN74AS533A		UNIT	
		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-15	mA
IOL	Low-level output current			48	mA
tw	Pulse duration, LE high	2			ns
t _{su}	Setup time, data before LE \downarrow	2			ns
t _h	Hold time, data after LE \downarrow	3			ns
TA	Operating free-air temperature	0		70	°C



SN74ALS533A, SN74AS533A **OCTAL D-TYPE TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS

SDAS270 - DECEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND		SN74AS533A		3A		
PARAMETER	TEST CONDITIONS		MIN	түр†	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lj = – 18 mA			-1.5	V	
Ver	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2			V	
VOH	V _{CC} = 4.5 V,	I _{OH} = – 15 mA	2.4	3.3		v	
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.34	0.5	V	
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			50	μA	
IOZL	V _{CC} = 5.5 V,	$V_{O} = 0.4 V$			-50	μA	
li i	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA	
Ιн	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA	
ΙIL	V _{CC} = 5.5 V,	V _I = 0.4 V		-0.02	-0.5	mA	
IO‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA	
		Outputs high		62	100		
ICC	V _{CC} = 5.5 V	Outputs low		64	100	mA	
		Outputs disabled		71	110		

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF R1 = 500 Ω R2 = 500 Ω T _A = MIN to SN74A	, o MAX§ S533A	UNIT
			MIN	MAX	
^t PLH	D	ā	4	7.5	ns
^t PHL		Ø	4	7	115
^t PLH	LE	A	5	9	
^t PHL]	Any Q	4	8	ns
^t PZH			2	6.5	
^t PZL	OE	Any Q	4	9.5	ns
^t PHZ	ŌĒ		2	6.5	
^t PLZ		Any Q	3	7	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN74ALS533A, SN74AS533A **OCTAL D-TYPÉ TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS

SDAS270 - DECEMBER 1994



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated