SDAS234 - D2661, DECEMBER 1982 - REVISED AUGUST 1985

 Package Options Include Plastic Small Outline Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs 	SN54AS877 JT PACKAGE SN74AS877 DW OR NT PACKAGE (TOP VIEW)
 Buffered 3-State Outputs Drive Bus Lines Directly 	S0[1 24] V _{CC} S1[2 23] CLK
Cascaded to n-Bits	S2[] 3 22] SERIN A1 [] 4 21] B1
Eight Selectable Transceiver/Port	A2[] 5 20[] B2
Functions:	A3 6 19 B3
A to B or B to A	A4 🗍 7 18 🗍 B4
Register to A or Register to B	A5 8 17 B5
Shifted to A or Shifted to B	A6 9 16 B6
Off-Line Shifts (A and B Ports in	A7[10 15]B7
High-Impedance State)	A8[11 14] B8
Register Clear	GND 12 13 Q8
Particularly Suitable for Use in Signature	
Analysis Circuitry	SN54AS877JT PACKAGE
Serial Register Provides:	SN74AS877 DW OR NT PACKAGE
Parallel Storage of Either A or B Input	(TOP VIEW)
Data	U X X Z X
Serial Transmission of Data from Either A or B Port	S S S S S S S S S S S S S S S S S S S
Dependable Texas Instruments Quality and Reliability	A1 5 5 B1

as monuments wuanty and Reliability

description

The 'AS877 features two 8-bit I/O ports (A1-A8 and B1-B8), an 8-bit parallel-load, serial-in, parallel-out shift register, and control logic. With these features, this device is capable of performing eight selectable transceiver or port functions, depending on the state of the three select lines S0, S1, and S2. These functions include: transferring data from port A to port B or vice versa (i.e., the transceiver function), transferring data from the register to either port,

NC - No internal connection serial shifting data to either port, performing off-line shifts (with A and B ports in high-impedance state), and clearing the register. Synchronous parallel loading of the internal register can be accomplished from either port on the positive transition of the clock while serially shifting data in via the SERIN input. The 'AS877 is ideally suited for applications needing signature-analysis circuitry to enhance system verification and/or fault analysis. All serial data is shifted right. All outputs are buffer-type outputs designed specifically to drive bus lines directly

6 A2

A3 Π7

A4 9

A5 10

A6 🗍 11

12

NC 18

and all are 3-state except for Q8, which is a totem-pole output. The SN54AS877 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS877 is characterized for operation from 0°C to 70°C.



24∏ B2

20N

13 14 15 16 17 18

OND g Q8 B3 B7

B3 23

NC 22

Β4 21

B5

19**∏** B6

FUNCTION TABLE

	NODE S1	S0	CLOCK	SERIN	A 1	Q1	B1	A2	Q2	B2	A3	Q3	B 3	A4	Q4	B4	A5	Q5	B5	A6	Q6	B6	A7	Q7	B7	A 8	Q8	B8	PORT FUNCTION
-	L	L	H or L	х	Z	Qn	A1	Z	Qn	A2	Z	Qn	A3	Z	Qn	Q4	Z	Qn	A5	Z	Qn	Q6	Z	Qn	Q7	Z	Qn	A8	
-	L	L	Ŷ	х	z	A1	A1	z	A2	A2	z	A3	A3	z	A4	Q4	z	Q5	A5	z	A6	Q6	z	A7	Q7	z	A8	A8	A To B
-	L	н	H or L	Х	B1	Qn	Z	B2	Qn	Z	B3	Qn	Z	B4	Qn	Ζ	B5	Qn	Z	B6	Qn	Z	B7	Qn	Z	B8	Qn	Ζ	
-	L	н	Ŷ	х	B1	B1	Z	B2	B2	Z	В3	B3	Ζ	В4	B4	Z	B5	B5	Z	B6	B6	Z	B7	B7	Z	B8	B8	Z	B To A
-	Н	L	H or L	х	Х	Qn	Q1	х	Qn	Q2	х	Qn	Q3	Х	Qn	Q4	х	Qn	Q5	Х	Qn	Q6	Х	Qn	Q7	Х	Qn	Q8	0 T- D
-	н	L	Ŷ	х	z	A1	A1	z	A2	A2	z	A3	A3	z	A4	A4	z	A5	A5	z	A6	A6	z	A7	A7	z	A8	A8	Q _N To B _l
-	Н	Н	H or L	х	Q1	Qn	Х	Q2	Qn	Х	Q3	Qn	Ζ	Q4	Qn	Ζ	Q5	Qn	Х	Q6	Qn	Ζ	Q7	Qn	Ζ	Q8	Qn	Х	
-	н	н	Ŷ	х	B1	B1	Z	B2	B2	Z	В3	B3	Ζ	В4	B4	Ζ	B5	B5	Ζ	B6	B6	Ζ	B7	B7	Ζ	B8	B8	Z	Q _N To A
1	L	L	H or L	х	Z	Qn	Q1	Z	Qn	Q2	Q3	Qn	Q3	Z	Qn	Q4	Z	Qn	Q5	Z	Qn	Q6	Z	Qn	Q7	Z	Qn	Q8	Shift
ł	L	L	Ŷ	н	Z	н	н	Z	Q1	Q1	Q2	Q2	Q2	z	Q3	Q3	z	Q4	Q4	z	Q5	Q5	z	Q6	Q6	Z	Q7	Q7	То
ł	L	L	Ŷ	L	Z	L	L	Z	Q1	Q1	Q2	Q2	Q2	Z	Q3	Q3	Z	Q4	Q4	Z	Q5	Q5	Z	Q6	Q6	Z	Q7	Q7	В
1	L	н	H or L	х	Q1	Qn	Z	Q2	Qn	Z	Q3	Qn	Ζ	Q4	Qn	Ζ	Q5	Qn	Z	Q6	Qn	Z	Q7	Qn	Z	Q8	Qn	Z	Shift
ł	L	н	Ŷ	н	н	н	Z	Q1	Q1	Z	Q2	Q2	Z	Q3	Q3	Z	Q4	Q4	Z	Q5	Q5	Z	Q6	Q6	Z	Q7	Q7	Z	То
ł	L	н	Ŷ	L	L	L	Z	Q1	Q1	Z	Q2	Q2	Ζ	Q3	Q3	Ζ	Q4	Q4	Ζ	Q5	Q5	Ζ	Q6	Q6	Ζ	Q7	Q7	Z	А
1	Н	L	H or L	х	Z	Qn	Z	Z	Qn	Z	Z	Qn	Ζ	Z	Qn	Q4	Z	Qn	Z	Z	Qn	Q6	Z	Qn	Q7	Z	Qn	Z	
ł	н	L	Ŷ	н	Z	н	Z	z	Q1	Z	z	Q2	Ζ	z	Q3	Q3	z	Q4	Z	Z	Q5	Q5	Z	Q6	Q6	Z	Q7	Z	Shift
ł	н	L	Ŷ	L	Ζ	L	Z	Ζ	Q1	Ζ	Z	Q2	Ζ	Z	Q3	Q3	Z	Q4	Ζ	Z	Q5	Q5	Z	Q6	Q6	Z	Q7	Ζ	
1	Н	н	H or L	х	Z	Qn	Z	Z	Qn	Z	Z	Qn	Z	Z	Qn	Z	Z	Qn	Z	Z	Qn	Z	Z	Qn	Z	Z	Qn	Z	Clear
ł	н	н	↑	н	Z	н	Z	Z	L	Z	Z	L	Z	Z	L	Z	z	L	Ζ	Z	L	Ζ	Z	L	Ζ	Z	L	Ζ	Olean

TEXAS INSTRUMENTS

 $n = level Of Q_n(n = 1, 2...8)$ established on most recent transition of CLK. Q1 thru Q8 are the shift register outputs; only Q8 is available externally. The double inversions that take place as data travels from port to port are ignored in this table.

SDAS234 - D2661, DECEMBER 1982 - REVISED AUGUST 1985

SDAS234 - D2661, DECEMBER 1982 - REVISED AUGUST 1985

logic symbol †



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



SDAS234 - D2661, DECEMBER 1982 - REVISED AUGUST 1985

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.



SDAS234 - D2661, DECEMBER 1982 - REVISED AUGUST 1985

absolute maximum ratings over free-air temperature range

Voltage applied to a disabled 3-state or	utput	5.5 V
Operating free-air temperature range:	SN54AS877	–55°C to 125°C
	SN74AS877	0°C to 70°C
Storage temperature range		–65°C to 150°C

recommended operating conditions

			SI	SN54AS877 SI MIN NOM MAX MIN			SN74AS877				
			MIN				NOM	MAX	UNIT		
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V		
VIH	High-level input voltage		2			2			V		
VIL	Low-level input voltage				0.8			0.8	V		
		A1-A8, B1-B8			-12			-15	A		
ЮН	High-level input voltage	Q8			-2	-		-2	mA		
IOL	Low-level input voltage	A1-A8, B1-B8			32			48	mA		
		Q8			20			20			
fclock	Clock frequency		0		45	0		50	MHz		
tw	Pulse duration, CLK		11			10			ns		
t _{su}	Setup time before CLK↑	A1-A8, B1-B8 SERIN	5.5			5.5			ns		
		S0, S1, S2	5.5			5.5					
t _h	Hold time, data after CLK \uparrow	A1-A8, B1-B8 SERIN	0			0			ns		
		S0, S1, S2	0			0					
TA	Operating free-air temperature		-55		125	0		70	°C		



SDAS234 - D2661, DECEMBER 1982 - REVISED AUGUST 1985

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEAT OON	SN	154AS87	7	SN				
ŀ	PARAMETER	TEST CONDITIONS			TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = – 18 mA			-1.2			-1.2	V
	A1-A8	V _{CC} = 4.5 V,	I _{OH} = -12 mA	2	3.2					
VOH	B1-B8	V _{CC} = 4.5 V,	I _{OH} = -15 mA				2	3.3		V
	All outputs	V_{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2			V _{CC} -2			
	All outputs	V _{CC} = 4.5 V,	I _{OL} = 32 mA		0.25	0.5				
VOL	except Q8	V _{CC} = 4.5 V,	I _{OL} = 48 mA					0.35	0.5	V
	Q8	V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.25	0.5		0.25	0.5	
	S0, S1, S2		<u>)</u> (, 7)(0.3			0.3	
lj –	CLK and SERIN	V _{CC =} 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
	A1-A8, B1-B8	V _{CC =} 5.5 V,	V _I = 5.5 V			0.2			0.2	
	S0, S1, S2		VI = 2.7 V			60			60	
Iн	CLK and SERIN	V _{CC} = 5.5 V,				20			20	μA
	A1-A8, B1-B8‡					70			70	
	S0, S1, S2					-1			-1	
١ _{IL}	CLK and SERIN	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.5			-0.5	mA
	A1-A8, B1-B8					-0.75			-0.75	
اهما	Except Q8			-30		-112	-30		-112	A
10 ₈	Q8	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-20		-112	mA
ICC	-	V _{CC} = 5.5 V			136	220		136	220	mA

[†] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the output currents I_{OZH} and I_{OZL}, respectively.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS234 - D2661, DECEMBER 1982 - REVISED AUGUST 1985

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_{L} = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_{A} = \text{MIN to MAX}$ $SN54AS877 SN74AS877$						
			MIN	MAX	MIN	MAX				
f _{max}			45		50		MHz			
^t PLH	Any A port	Any B port	2	8.5	2	7	ns			
^t PHL	Ally A poin	Ally B point	3	10.5	3	9	115			
^t PLH	Any B port	Any A port	2	9	2	7.5	ns			
^t PHL	Ally B poin	Ally A poli		10.5	3	9	115			
^t PLH	S0, S1, S2 [†]	Any A or B	2	11.5	2	10	ns			
^t PHL	30, 31, 32 1	port	3	9.5	3	8	115			
^t PLH	CLk	Any A or B	2	11	2	9	ns			
^t PHL	CER	port	3	13	3	11.5	115			
tPLH	CLK	QB	2	10.5	2	8				
^t PHL	ULK	QB	3	10	3	8.5	ns			
^t PHZ			2	7.5	2	6.5				
^t PLZ	S0, S1, S2 †	Any A or B	3	13	3	10.5	ns			
^t PZH	00, 01, 02 1	port	2	9	2	7	ns			
^t PZL			3	11.5	3	9.5	113			

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

[†] The positive transition of S2 will cause low-level data at the A output Bus or stored in the shift register to be invalid for 12 ns.



♥ Serial Out

SDAS234 - D2661, DECEMBER 1982 - REVISED AUGUST 1985



TYPICAL APPLICATION DATA



Serial Out

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated