SN74ALS666, SN74ALS667 8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES WITH 3-STATE OUTPUTS

SDAS227A - JUNE 1984 - REVISED JANUARY 1995

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- Choice of True or Inverting Logic
 - SN74ALS666 . . . True Outputs
 - SN74ALS667 . . . Inverted Outputs
- Preset and Clear Inputs
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs

description


These 8-bit D-type transparent latches are designed specifically for storing the contents of the input data bus, plus reading back the stored data onto the input data bus. In addition, they provide a 3-state buffer-type output and are easily utilized in bus-structured applications.

While the latch enable (LE) is high, the Q outputs of the SN74ALS666 follow the data (D) inputs. The \overline{Q} outputs of the SN74ALS667 provide the inverse of the data applied to its D inputs. The Q or \overline{Q} output of both devices is in the high-impedance state if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is at a high logic level.


Read back is provided through the read-back control (OERB) input. When OERB is taken low, the data present at the output of the data latches passes back onto the input data bus. When OERB is taken high, the output of the data latches is isolated from the D inputs. OERB does not affect the internal operation of the latches; however, caution should be exercised to avoid a bus conflict.

The SN74ALS666 and SN74ALS667 are characterized for operation from 0°C to 70°C.

SN74ALS666 . . . DW OR NT PACKAGE (TOP VIEW)




SN74ALS667 . . . DW OR NT PACKAGE (TOP VIEW)




SDAS227A - JUNE 1984 - REVISED JANUARY 1995

logic symbols†




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagrams (positive logic)




To Seven Other Channels



SN74ALS666, SN74ALS667 8-BIT D-TYPÉ TRANSPARENT READ-BACK LATCHES WITH 3-STATE OUTPUTS

SDAS227A - JUNE 1984 - REVISED JANUARY 1995

timing diagram



 $\overline{\text{CLR}} = \text{H}, \overline{\text{PRE}} = \text{H}, \overline{\text{OE1}} = \text{L}, \overline{\text{OE2}} = \text{L}.$

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I (all inputs except D inputs)	7 V
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range, T _A : SN74ALS666, SN74ALS667	0°C to 70°C
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

				SN74ALS666 SN74ALS667		
			MIN	MIN NOM MAX		
VCC	V _{CC} Supply voltage			5	5.5	V
٧ıH			2			V
V _{IL}	/IL Low-level input voltage				0.8	V
	High-level output current	Q			-2.6	mA
IOH		D			-0.4	
1	Low-level output current	Q			24	^
IOL		D			8	mA
	Pulse duration	LE high	10			
t _W		CLR low	10			ns
		PRE low	10			
t _{su}	Setup time	Data before LE↓	10			ns
		Data before OERB↓	10			
t _h Hold time, data after LE↓		5			ns	
TA	Operating free-air temperature		0		70	°C

[†] This setup time ensures the read-back circuit does not create a conflict on the input data bus.

SN74ALS666, SN74ALS667 8-BIT D-TYPE TRANSPARENT READ-BÁCK LATCHES WITH 3-STATE OUTPUTS

SDAS227A - JUNE 1984 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		_	SN74ALS666 SN74ALS667		
					TYP [†]	MAX	
٧ıK		$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2	V
V	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			٧
VOH	Q or Q	$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$	2.4	3.2		V
	Dianuta	V 45V	$I_{OL} = 4 \text{ mA}$		0.25	0.4	
\/o.	D inputs	V _{CC} = 4.5 V	$I_{OL} = 8 \text{ mA}$		0.35	0.5	٧
VOL	Q or Q	V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4	
	Q or Q	∨CC = 4.5 v	I _{OL} = 24 mA		0.35	0.5	
IOZH	Q or Q	$V_{CC} = 5.5 V$,	$V_0 = 2.7 \text{ V}$			20	μΑ
lozL	Q or Q	$V_{CC} = 5.5 V$,	V _O = 0.4 V			-20	μΑ
١.	D inputs	V _{CC} = 5.5 V	V _I = 5.5 V			0.1	mA
11	All others	vCC = 3.5 v	V _I = 7 V			0.1	ША
l	D inputs [‡]	V _{CC} = 5.5 V,	V _I =27.Y' v			20	μА
lіН	All others	₹ 0.5 v,	V = 2.7 V			20	μΑ
l	D inputs [‡]	V _{CC} = 5.5 V,	V _I =0'.'4' v			-0.1	mA
¹ı∟	All others		V = 0.4 V			-0.1	ША
I _O §		$V_{CC} = 5.5 V$,	$V_0 = 2.25 \text{ V}$	-30		-112	mA
	SN74ALS666 $\frac{V_{CC} = 5.5 \text{ V}}{\text{OERB high}}$.,,	Q outputs high		25	50	
		<u>VCC =</u> 5.5 V, OERB high	Q outputs low		40	73	mA
			Q outputs disabled		30	55	
ICC	SN74ALS667 $\frac{\text{VCC} = 5.5 \text{ V},}{\text{OERB high}}$	V 55V	Q outputs high		25	50	IIIA
			Q outputs low		45	79	
		02.12 mgn	Q outputs disabled		30	60	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ For I/O ports (Q_A through Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN74ALS666, SN74ALS667 8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES **WITH 3-STATE OUTPUTS**

SDAS227A - JUNE 1984 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF T _A = MIN t	UNIT	
			SN74A		
			MIN	MAX	
^t PLH	D		3	14	ns
^t PHL		Q	4	18	
^t PLH	LE		6	21	ne
^t PHL		Q	8	27	ns
4	CLR	Q	9	29	ns
^t PHL		D	11	32	
^t PLH		Q	7	22	20
^t PHL	PRE	D	9	28	ns
. +	OERB	D	4	21	ns
t _{en} ‡	OE1, OE2	Q	4	21	
4 8	OERB	D	1	14	20
t _{dis} §	OE1, OE2	Q	1	14	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF T _A = MIN to	UNIT	
			SN74A		
			MIN	MAX	
^t PLH	D	ā	6	20	ns
^t PHL		Q	4	15	115
^t PLH	LE	ā	9	28	ns
^t PHL	LE	Q	7	22	115
4	t _{PHL} CLR D	ā	7	24	
PHL PHL		8	26	ns	
t _{PLH}	PRE	Q	8	25	
t _{PHL}	PRE	D	9	28	ns
. +	OERB	D	4	21	ns
t _{en} ‡	OE1, OE2	Q	4	21	
t _{dis} §	OERB	D	1	14	
^t dis ³	OE1, OE2	Q	1	14	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




 $t_{en} = t_{PZH} \text{ or } t_{PZL}$ $t_{dis} = t_{PHZ} \text{ or } t_{PLZ}$

 $t_{en} = t_{PZH} \text{ or } t_{PZL}$ $t_{dis} = t_{PHZ} \text{ or } t_{PLZ}$

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated