SDAS225A - DECEMBER 1982 - REVISED JANUARY 1995


- Carry Output for n-Bit Cascading
- Buffer-Type Outputs Drive Bus Lines Directly
- Choice of Asynchronous or Synchronous Clearing and Loading
- Internal Look-Ahead Circuitry for Fast Cascading
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These binary counters are programmable and offer synchronous and asynchronous clearing as well as synchronous and asynchronous loading. All synchronous functions are executed on the positive-going edge of the clock.

The clear function is initiated by applying a low level to either asynchronous clear (ACLR) or synchronous clear (SCLR). ACLR (direct clear) overrides all other functions of the device, while SCLR overrides only the other synchronous functions. Data is loaded from the A, B, C, and D inputs by applying a low level to asynchronous load (ALOAD) or by the combination of a low level at synchronous load (SLOAD) and a positive-going clock transition. The counting function is enabled only when enable P (ENP), enable T (ENT), ACLR, ALOAD, SCLR, and SLOAD are all high.

SN54ALS561A . . . J PACKAGE SN74ALS561A . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS561A . . . FK PACKAGE (TOP VIEW)



A high level at the output-enable (\overline{OE}) input forces the Q outputs into the high-impedance state, and a low level enables those outputs. Counting is independent of \overline{OE} . ENT is fed forward to enable the ripple-carry output (RCO) to produce a high-level pulse while the count is maximum (15). The clocked carry output (CCO) produces a high-level pulse for a duration equal to that of the low level of the clock when RCO is high and the counter is enabled (ENP and ENT are high); otherwise, CCO is low. CCO does not have the glitches commonly associated with a ripple-carry output. Cascading is normally accomplished by connecting RCO or CCO of the first counter to ENT of the next counter. However, for very high-speed counting, RCO should be used for cascading because CCO does not become active until the clock returns to the low level.


The SN54ALS561A is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ALS561A is characterized for operation from 0° C to 70° C.

SDAS225A - DECEMBER 1982 - REVISED JANUARY 1995

FUNCTION TABLE

	INPUTS						ODED ATION		
ŌĒ	ACLR	ALOAD	SCLR	SLOAD	ENT	ENP	CLK	OPERATION	
Н	Х	Χ	Χ	Х	Χ	Χ	Χ	Q outputs disabled	
L	L	Χ	X	X	Χ	Χ	Χ	Asynchronous clear	
L	Н	L	X	X	Χ	Χ	Χ	Asynchronous load	
L	Н	Н	L	X	Χ	Χ	\uparrow	Synchronous clear	
L	Н	Н	Н	L	Χ	X	\uparrow	Synchronous load	
L	Н	Н	Н	Н	Н	Н	\uparrow	Count	
L	Н	Н	Н	Н	L	X	X	Inhibit counting	
L	Н	Н	Н	Н	Χ	L	Χ	Inhibit counting	


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





typical load, count, and inhibit sequences ΟE ACLR SCLR ALOAD SLOAD Dôn't Ĉare 🗙 ENP 💢 ENT XXX Ďon't Care $A \bowtie$ Don't Care c XX Don't Care QA _ ∭ Ĥi-Ż∭ XXX Hi-Z XXX QB _ XXX Hi-Z XX QC XXX Hí-ž XX Q_D RCO



14 15 0 1

Continue Counting

13

Sync

Load

Sync

Clear

5 ← Inhibit Counting →

CCO

Async

Clear

12 13 14 15 0

Async

Load

SDAS225A - DECEMBER 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 \
Input voltage, V _I	7 \
Operating free-air temperature range, T _A : SN54ALS561A	
SN74ALS561A	0°C to 70°C
Storage temperature range	65°C to 150°C

recommended operating conditions

				SN54ALS561A		SN74ALS561A				
				MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	Supply voltage			5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage			2			2			V
V_{IL}	Low-level input voltage					0.7			8.0	V
10	High-level output current	Q outputs				-1			-2.6	mA
ЮН	High-level output current	CCO and RCO				-0.4			-0.4	
lo.	Low-level output current	Q outputs				12			24	mA
lOL	Low-level output current	CCO and RCO			4			8	IIIA	
fclock	Clock frequency			0		20	0		30	MHz
	Pulse duration	ACLR or ALOAD low		20			15			
t _W		CLK high		20			16.5			ns
		CLK low		25			16.5			
	Setup time before CLK↑	ENP, ENT	High	25			20			
			Low	25			20			
		Data at A, B, C, D		25			20			
		SCLR	Low	21			15			
t _{su}			High (inactive)	35			30			ns
		SLOAD	Low	20			15			
			High (inactive)	35			30			
		ACLR or ALOAD inactive		12			10			
t _h	Hold time after CLK↑ for da	ata, ENP, ENT, SCLR,	0			0			ns	
TA	Operating free-air temperature			-55	:	125	0	:	70	°C



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54ALS561A, SN74ALS561A SYNCHRONOUS 4-BIT COUNTERS **WITH 3-STATE OUTPUTS**

SDAS225A - DECEMBER 1982 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALS561A			SN74ALS561A			UNIT	
				MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = –18 mA			-1.5			-1.5	V	
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2			
Vон	Q outputs	V _{CC} = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V	
	Q outputs		$I_{OH} = -2.6 \text{ mA}$				2.4	3.2			
	Q outputs	V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V	
\/o:	Q outputs		$I_{OL} = 24 \text{ mA}$					0.35	0.5		
VOL	CCO and RCO	V _{CC} = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4		
			$I_{OL} = 8 \text{ mA}$					0.35	0.5		
lozh		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			20			20	μΑ	
lozL		$V_{CC} = 5.5 \text{ V},$	V _O = 0.4 V			-20			-20	μΑ	
1.	ENP and ENT	V _{CC} = 5.5 V,	V _I = 7 V			0.2			0.2	mA	
li l	Other inputs	vCC = 5.5 v,				0.1			0.1		
1	ENP and ENT	V _{CC} = 5.5 V,	V _I =27.7' v			40			40	μΑ	
IH	Other inputs	vCC = 5.5 v,				20			20	μΑ	
I _{IL}		$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			-0.2			-0.2	mA	
. +	CCO and RCO	V _{CC} = 5.5 V,	V _O = 2.25 V	-15		-70	-15		-70	mA	
lO [‡]	Q			-20		-112	-30		-112	IIIA	
		V _{CC} = 5.5 V	Outputs high		17	27		17	27		
ICC			Outputs low		21	33		21	33	mA	
			Outputs disabled		22	36		22	36		




[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _l R1 R2	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T_A = MIN to MAX †				
			SN54AL	SN54ALS561A		SN74ALS561A		
			MIN	MAX	MIN	MAX		
f _{max}			20		30		MHz	
^t PLH	CLK	Any Q	4	15	4	12	ns	
^t PHL	CLN	Ally Q	5	21	5	18		
^t PLH	CLK	RCO	9	35	9	29	ns	
^t PHL	OLIX	NOO	8	29	8	24		
t _{PLH}	CLK	ссо	8	35	8	26	ns	
^t PHL		000	5	20	5	16		
^t PLH	ALOAD	Any Q	10	38	10	35	ns	
^t PHL		Ally Q	7	27	7	23		
^t PLH	ALOAD	RCO	15	50	15	40	ns	
^t PHL			12	35	12	30		
^t PLH	ALOAD	cco	25	65	25	55	ns	
^t PHL	ALOAD		12	42	12	33		
^t PLH	A B C or D	Any Q	8	35	8	30	ns	
^t PHL	A, B, C, or D		7	27	7	22		
^t PLH	ENT	RCO	5	20	5	16	ns	
^t PHL	EINI	NOO	4	18	4	14	115	
^t PLH	ENT	ссо	12	35	12	32	ns	
^t PHL	EINI	000	4	15	4	12	1115	
^t PLH	END	ссо	5	22	5	18	ns	
^t PHL	ENP		4	14	4	12	115	
^t PHL	ACLR	Any Q	7	28	7	22	ns	
^t PZH	ŌĒ	Any Q	5	24	5	19	ne	
^t PZL	UE	Ally Q	8	28	8	23	ns	
^t PHZ	ŌĒ	Any O	2	12	2	10	no	
^t PLZ		Any Q	2	20	4	15	ns	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
 - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated