SDAS209B - DECEMBER 1982 - REVISED DECEMBER 1994

• Full Look Ahead for High-Speed Operations	
on Long Words	
 Arithmetic Operating Modes: 	

- Addition
- Subtraction
- Shift Operand A One Position
- Magnitude Comparison
- Twelve Other Arithmetic Operations
- Logic Function Modes:
 - Exclusive-OR
 - Comparator
 - AND, NAND, OR, NOR
- Package Options Include Plastic Small-Outline (N) Packages, Ceramic (FK) Chip Carriers, Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs, and Ceramic (JW) 600-mil DIPs


description

The SN54AS181B and SN74AS181A arithmetic logic units (ALUs)/function generators have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select (S0, S1, S2, and S3) lines and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries are enabled by applying a low-level voltage to the mode-control (M) input. A full carry look-ahead scheme is used to generate fast, simultaneous carry by means of two cascade (\overline{G} and \overline{P}) outputs for the four bits in the package.

SN74AS181A (N (PACKAGE
ВО [АО [S3 [S2 [1 2 3 4 5 6 7 8	24 23 22 21 20 19 18 17 16 15 14 13	V _{CC} A1 B1 A2 B2 A3 B3 G C _n + 4 P A = B F3

SN54AS181B ... JT OR JW PACKAGE

SN54AS181B . . . FK PACKAGE (TOP VIEW)





If high speed is not important, a ripple-carry (C_n) input and a ripple-carry $(C_{n + 4})$ output are available. The ripple-carry delay is minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The SN54AS181B and SN74AS181A accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	Ā0	B0	A1	B1	A2	B2	Ā3	B3	F0	F1	F2	F3	Cn	C _{n + 4}	Р	G
Active-high data (Table 2)	A0	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3	Cn	Cn+4	Х	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

SDAS209B - DECEMBER 1982 - REVISED DECEMBER 1994

description (continued)

The SN54AS181B and SN74AS181A also can be used as comparators. The A = B output is internally decoded from the function (F0, F1, F2, F3) outputs so that when two words of equal magnitude are applied at the A and B inputs, the output assumes a high level to indicate equality (A = B). The ALU must be in the subtract mode with $C_n = H$ when performing this comparison. The A = B output is open collector so that it can be wire-AND connected to give a comparison for more than four bits. $C_{n + 4}$ also can be used to supply relative magnitude information. The ALU must be placed in the subtract mode by placing the function-select inputs S3, S2, S1, and S0 at L, H, H, and L, respectively.

INPUT C _n	OUTPUT C _{n + 4}	ACTIVE-LOW DATA (Figure 1)	ACTIVE-HIGH DATA (Figure 2)
Н	Н	$A \ge B$	$A \leq B$
н	L	A < B	A > B
L	Н	A > B	A < B
L	L	A≤B	$A \ge B$

These circuits not only incorporate all of the designer's requirements for arithmetic operations, but also provide 16 possible functions of two Boolean variables without using external circuitry. These logic functions are selected by the four function-select inputs with M at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

(OL = 15 pr, KL = 200 22, TA = 25 C)												
	ADDITION	PACK	AGE COUNT									
NUMBER OF BITS	TIME USING ´S181 AND ´S182	ALUs	LOOK-AHEAD CARRY GENERATORS	CARRY METHOD BETWEEN ALUS								
1 to 4	11 ns	1		None								
5 to 8	18 ns	2		Ripple								
9 to 16	19 ns	3 or 4	1	Full look ahead								
17 to 64	28 ns	5 to 16	2 to 5	Full look ahead								

TYPICAL ADDITION TIME (C₁ = 15 pF. R₁ = 280 Ω , T₄ = 25°C)

The SN54AS181B is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AS181A is characterized for operation from 0° C to 70° C.

application note


An application-specific problem has been identified in the SN54AS181B device. The F0–F4 outputs exhibit voltage transients when one or more B-data inputs transition from a high to a low state. The resultant voltage transients can have an amplitude of 2 V relative to V_{OL} with a width of 5 ns at an input threshold of 1.5 V. The transient pulse occurs coincidentally with the high-to-low transition of the B-data input(s) and appears to be caused by internal coupling.

In system operations in which this device is used, it is likely that transmission-line effects minimize this anomaly. Narrow width of the voltage transient makes the pulse transparent to most circuitry; however, in certain applications, the transients can cause system errors.



SDAS209B - DECEMBER 1982 - REVISED DECEMBER 1994

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the JT, JW, N, and NT packages.



SDAS209B - DECEMBER 1982 - REVISED DECEMBER 1994

logic diagram




Pin numbers shown are for the JT, JW, N, and NT packages.



SDAS209B - DECEMBER 1982 - REVISED DECEMBER 1994

signal designations

In Figures 1 and 2, the polarity indicators (rightarrow) indicate that the associated input or output is active low with respect to the function shown inside the symbol. The symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The SN54AS181B and SN74AS181A together with the 'S182 can be used with the signal designation of either Figure 1 or Figure 2.





SDAS209B - DECEMBER 1982 - REVISED DECEMBER 1994

					Table 1	
		CTION			ACTIVE-LOW DA	ATA
	SELE	CHON		M = H	M = L; ARITHME	ETIC OPERATIONS
S3	S2	S1	S0	LOGIC FUNCTIONS	C _n = L (no carry)	C _n = H (with carry)
L	L	L	L	$F = \overline{A}$	F = A MINUS 1	F = A
L	L	L	Н	$F = \overline{AB}$	F = AB MINUS 1	F = AB
L	L	н	L	$F = \overline{A} + B$	F = AB MINUS 1	F = AB
L	L	н	н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	н	L	L	$F = \overline{A + B}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
L	н	L	н	$F = \overline{B}$	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
L	н	Н	L	$F = \overline{A \oplus B}$	F = A MINUS B MINUS 1	F = A MINUS B
L	н	Н	н	F = A + B	F = A + B	F = (A + B) PLUS 1
н	L	L	L	$F = \overline{A}B$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
н	L	L	н	$F=A\oplusB$	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
н	L	Н	н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
н	н	L	L	F = 0	F = A PLUS A [†]	F = A PLUS A PLUS 1
н	Н	L	н	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	Н	н	L	F = AB	F = AB PLUS A	F =AB PLUS A PLUS 1
н	Н	Н	Н	F = A	F = A PLUS 1	F = A PLUS 1

[†]Each bit is shifted to the next more significant position.

Table 2

		CTION			ACTIVE-HIGH D	ATA
	SELE	CHON		M = H	M = L; ARITHM	ETIC OPERATIONS
S 3	S2	S 1	S0	LOGIC FUNCTIONS	C _n = H (no carry)	C _n = L (with carry)
L	L	L	L	$F = \overline{A}$	F = A	F = A PLUS 1
L	L	L	н	$F = \overline{A + B}$	F = A + B	F = (A+ B) PLUS 1
L	L	Н	L	$F = \overline{A}B$	F = A + B	$F = (A + \overline{B}) PLUS 1$
L	L	Н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L	Н	L	L	$F = \overline{AB}$	F = A PLUS AB	F = A PLUS AB PLUS 1
L	н	L	н	$F = \overline{B}$	F = (A + B) PLUS AB	F =(A + B) PLUS AB PLUS 1
L	н	Н	L	$F=A\oplusB$	F = A MINUS B MINUS 1	F = A MINUS B
L	н	Н	н	F = AB	F = AB MINUS 1	$F = A \overline{B}$
н	L	L	L	$F = \overline{A} + B$	F = A PLUS AB	F = A PLUS AB PLUS 1
н	L	L	н	$F = \overline{A \oplus B}$	F = A PLUS B	F = A PLUS B PLUS 1
н	L	Н	L	F = B	$F = (A + \overline{B}) PLUS AB$	$F = (A + \overline{B}) PLUS AB PLUS 1$
н	L	Н	н	F = AB	F = AB MINUS 1	F = AB
н	н	L	L	F = 1	F = A PLUS A [†]	F = A PLUS A PLUS 1
н	н	L	н	$F = A + \overline{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
н	н	н	L	F = A + B	$F = (A + \overline{B}) PLUS A$	F =(A + B) PLUS A PLUS 1
н	н	н	н	F = A	F = A MINUS 1	F = A

[†] Each bit is shifted to the next more significant position.

SDAS209B - DECEMBER 1982 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	7 V
Input voltage, V ₁	7 V
Off-state output voltage (A = B output only)	
Operating free-air temperature range, T _A : SN54AS181B	-55°C to 125°C
SN74AS181A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN	54AS18	1B	SN74AS181A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V	
V_{IL}	Low-level input voltage				0.8			0.8	V
∨он	High-level output voltage	A = B output only			5.5			5.5	V
1	High lovel output ourrest	All outputs except A = B and \overline{G}		-2				-2	~^^
ЮН	High-level output current	G			-3			-3	mA
1		All outputs except G			20			20	~^^
10L	Low-level output current	G			48			48	mA
TA	Operating free-air temperature		-55		125	0		70	°C



SDAS209B - DECEMBER 1982 - REVISED DECEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON		SN	54AS18 [.]	1B	SN	74AS18 ⁻	1A	UNIT						
	PARAMETER	TEST CONI	DITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT						
VIK		V _{CC} = 4.5 V,	lj = – 18 mA			-1.2			-1.2	V						
	Any output except A = B	V_{CC} = 4.5 V to 5.5 V,	I _{OH} = -2 mA	V _{CC} -2	2		V _{CC} -2			V						
VOH	G	V _{CC} = 4.5 V,	$I_{OH} = -3 \text{ mA}$	2.4	3.4		2.4	3.4		V						
Vei	Any output except G		I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V						
VOL	G	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.4	0.5		0.4	0.5	V						
IOH	A = B	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			0.1			0.1	mA						
	Μ					0.1			0.1							
i.	Any A or B		V/. 7 V/			0.3			0.3	mA						
I	Any S	V _{CC} = 5.5 V,	$v_{I} = 7 v$			0.4			0.4	mA						
	C _n					0.6			0.6							
	М	V _{CC} = 5.5 V, V	V _{CC} = 5.5 V, V _I = 27				20			20						
1	Any A or B						60			60						
ΙΗ	Any S			vCC = 5.5 v,	$v_{CC} = 5.5 v,$	VCC = 5.5 V,	VCC = 5.5 V,	VCC = 5.5 V,	VCC = 5.5 V,	v (((– 3.3 v,	V = 2.7 V			80		
	C _n			120		120			120							
	Μ					-0.5			-2							
1	Any A or B					-1.5			-6	~ ^						
۱Ľ	Any S	V _{CC} = 5.5 V,	VI ='U!4' V			-2			-8	mA						
	C _n					-3			-12							
lo‡	All outputs except $A = B$ and \overline{G}	V _{CC} = 5.5 V,	V _O = 2.25 V	-30	-45	-112	-30	-45	-112	mA						
-	G		Ŭ	-30		-125	-30		-125	1						
ICC	-	V _{CC} = 5.5 V			74	117		135	200	mA						

[†] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS209B - DECEMBER 1982 - REVISED DECEMBER 1994

switching characteristics (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS [†]	CL RL	= 50 pF = 500 Ω = MIN t	•		UNIT	
				MIN	MAX	MIN	MAX		
^t PLH	0			3	9	2	9		
^t PHL	C _n	C _{n + 4}		2	7	2	9	ns	
^t PLH	Any \overline{A} or \overline{B}	C _{n + 4}	M = 0, S1 = S2 = 0,	2	16	2	12	ns	
^t PHL		0n + 4	S0 = S3 = 4.5 V (SUM mode)	2	14	2	12	110	
^t PLH	Any \overline{A} or \overline{B}	C _{n + 4}	M = 0, S1 = S3 = 0,	3	18	4	16	ns	
^t PHL		011 + 4	S1 = S2 = 4.5 V (DIFF mode)	3	14.5	2	16		
^t PLH	с _п	Any F	M = 0 (SUM or DIFF mode)	3	10.5	3	9	ns	
^t PHL				3	10	3	9		
^t PLH	Any A or B G	G	M = 0, S1 = S2 = 0, S0 = S3 = 4.5 V (SUM mode)	3	9.5	2	8	ns	
^t PHL	, 	· · · · · · · · · · · · · · · · · · ·		2	7	2	7		
^t PLH	Any \overline{A} or \overline{B}	G	\overline{G} M = 0, S1 = S3 = 0, S1 = S2 = 4.5 V (DIFF mode)		12	2	9.5	ns	
^t PHL			, , ,	2	9 9.5	2	9		
tPLH	Any A or B	P	M = 0, S1 = S2 = 0, S0 = S3 = 4.5 V (SUM mode)	3	9.5 7.5	2	8 8	ns	
tPHL				2	12	2	0 10		
^t PLH ^t PHL	Any \overline{A} or \overline{B}	P	M = 0, S1 = S3 = 0, S1 = S2 = 4.5 V (DIFF mode)	3	8.5	2	10	ns	
tPLH			M = 0, S1 = S2 = 0,	3	11	2	9.5		
^t PHL	Ai or Bi	Fi	M = 0, ST = SZ = 0, S0 = S3 = 4.5 V (SUM mode)	3	9	2	8	ns	
^t PLH		_	M = 0, S1 = S3 = 0,	3	13.5	2	10.5		
^t PHL	Ai or Bi	Fi	S1 = S2 = 4.5 V (DIFF mode)	3	11	2	10	ns	
^t PLH		_		3	16	2	11		
^t PHL	Ai or Bi	Fi	M = 4.5 V (LOGIC mode)	3	10	2	11	ns	
^t PLH	A		M = 0, S1 = S3 = 0,	2	19	4	21		
^t PHL	Any \overline{A} or \overline{B}	A = B	S1 = S2 = 4.5 V (DIFF mode)	3	22	4	21	ns	

[†]Refer to the parameter measurement information tables for the SUM-, DIFF-, and LOGIC-mode test tables.

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS209B - DECEMBER 1982 - REVISED DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION

PARAMETER			r input Ie bit	OTHER DA	ATA INPUTS		
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 1)
tpLH tpHL	Āi	Bi	None	R <u>e</u> main <u>ing</u> A and B	Cn	Fi	In phase
^t PLH ^t PHL	Bi	Āi	None	Remaining A and B	Cn	Fi	In phase
tPLH tPHL	Āi	Bi	None	None	Remaining A and B, C _n	P	In phase
tplh tphl	Bi	Āi	None	None	Remaining A and B, C _n	P	In phase
^t PLH ^t PHL	Āi	None	Bi	Rem <u>a</u> ining B	Remaining Ā, C _n	G	In phase
^t PLH ^t PHL	Bi	None	Āi	Rem <u>a</u> ining B	Remaining Ā, C _n	G	In phase
^t PLH ^t PHL	Cn	None	None	All Ā	All B	Any F or C _{n + 4}	In phase
tplh tphl	Āi	None	Bi	Rem <u>ai</u> ning B	Remaining Ā, C _n	C _{n + 4}	Out of phase
^t PLH ^t PHL	Bi	None	Āi	Remaining B	Remaining Ā, C _n	C _{n + 4}	Out of phase

SUM-MODE TEST TABLE (Function Inputs: S0 = S3 = 4.5 V. S1 = S2 = M = 0)



SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	WAVEFORM (See Note 1)
^t PLH ^t PHL	Āi	None	Bi	Rem <u>a</u> ining A	Remaining B, C _n	Fi	In phase
^t PLH ^t PHL	Bi	Āi	None	Rem <u>a</u> ining A	Remaining B, C _n	Fi	Out of phase
^t PLH ^t PHL	Āi	None	Bi	None	Remaining A and B, C _n	P	In phase
^t PLH ^t PHL	Bi	Āi	None	None	Remaining A and B, C _n	P	Out of phase
^t PLH ^t PHL	Āi	Bi	None	None	Remaining A and B, C _n	G	In phase
^t PLH ^t PHL	Bi	None	Āi	None	Remaining A and B, C _n	G	Out of phase
^t PLH ^t PHL	Āi	None	Bi	Remaining A	Remaining B, C _n	A = B	In phase
^t PLH ^t PHL	Bi	Āi	None	Remaining A	Remaining B, C _n	A = B	Out of phase
^t PLH ^t PHL	C _n	None	None	All All And B	None	C _{n + 4} or any F	In phase
^t PLH ^t PHL	Āi	Bi	None	None	Remaining Ā, Ē, C _n	C _{n + 4}	Out of phase
^t PLH ^t PHL	Bi	None	Āi	None	Remaining Ā, Ē, C _n	C _{n + 4}	In phase


DIFF-MODE TEST TABLE (Function Inputs: S1 = S2 = 4.5 V. S0 = S3 = M = 0)

LOGIC-MODE TEST TABLE (Function Inputs: S1 = S2 = M = 4.5 V, S0 = S3 = 0)

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT WAVEFORM
		APPLY 4.5 V	APPLY GND	APPLY GND	APPLY 4.5 V	UNDER TEST	(See Note 1)
^t PLH ^t PHL	Āi	Bi	None	None	Remaining A and B, C _n	Fi	Out of phase
^t PLH ^t PHL	Bi	Āi	None	None	<u>Remaining</u> A and B, C _n	Fi	Out of phase



SDAS209B - DECEMBER 1982 - REVISED DECEMBER 1994



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 3. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated