

- 'ALS174 and 'AS174 Contain Six Flip-Flops With Single-Rail Outputs
- 'ALS175 and 'AS175B Contain Four Flip-Flops With Double-Rail Outputs
- Buffered Clock and Direct-Clear Inputs
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators

SN54ALS174, SN54AS174...J PACKAGE SN74ALS174, SN74AS174...D OR N PACKAGE (TOP VIEW)



SN54ALS174, SN54AS174 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection


Fully Buffered Outputs for Maximum Isolation From External Disturbances ('AS Only)

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

SN54ALS175, SN54AS175B . . . J PACKAGE SN74ALS175, SN74AS175B . . . D OR N PACKAGE (TOP VIEW)



SN54ALS175A, SN54AS175B . . . FK PACKAGE (TOP VIEW)



description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR) input. The 'ALS175 and 'AS175B feature complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



description (continued)

These circuits are fully compatible for use with most TTL circuits.


The SN54ALS174, SN54ALS175, SN54AS174, and SN54AS175B are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS174, SN74ALS175, SN74AS174, and SN74AS175B are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUTS			
CLR	CLK	D	Q	<u>Q</u> †	
L	Х	Χ	L	Н	
Н	\uparrow	Н	Н	L	
Н	\uparrow	L	L	Н	
Н	L	Χ	Q_0	\overline{Q}_0	

^{† &#}x27;ALS175 and 'AS175B only


logic symbols‡



[‡] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



logic diagrams (positive logic)



Pin numbers shown are for the D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Operating free-air temperature range, T _A : SN54ALS174, SN54ALS175	-55°C to 125°C
SN74ALS174, SN74ALS175	0°C to 70°C
Storage temperature range, T _{stq}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			_	SN54ALS174 SN54ALS175		SN74ALS174 SN74ALS175			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
loн	High-level output current				-0.4			-0.4	mA
l _{OL}	Low-level output current				4			8	mA
fclock	Clock frequency		0		40	0		50	MHz
		CLR low	15			10			
t _W	Pulse duration	CLK high	12.5			10			ns
		CLK low	12.5			10			
		Data	15			10			
t _{su}	Setup time before CLK↑	CLR inactive	8			6			ns
t _h	Hold time, data after CLK↑		0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDAS207D - APRIL 1982 - REVISED MAY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	PARAMETER TEST CONDITIONS			54ALS17 54ALS17		_	74ALS17 74ALS17		UNIT	
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.5			-1.5	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2			V
\/o:		V _{CC} = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	>
VOL		VCC = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	
Ц		$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
lн		$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ
1	All others	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	VI = 0'.'4' V			-0.1			-0.1	mA
¹IL	CLK	V _{CC} = 5.5 V,	V = 0.4 V			-0.15				IIIA
lo [‡]		V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
laa	'ALS174	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	See Note 1		11	19		11	19	m A
Icc	'ALS175	V _{CC} = 5.5 V,	See Note 1		8	14		9	14	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)

PARAMETER	FROM	то	C _I	_ = 50 pF _ = 500 £		' ,	UNIT
	(INPUT)	(OUTPUT)	SN54AI SN54AI	_	SN74AI SN74AI	_	
			MIN	MAX	MIN	MAX	
fmax			40		50		MHz
t _{PLH}	CLR	Any Q ('ALS175)	3	20	5	18	ns
^t PHL	CLR	Any Q	5	30	8	23	115
t _{PLH}	CLK	Any Q	3	20	3	15	ns
^t PHL	OLK	(or Q, 'ALS175)	5	24	5	17	115

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 1: I_{CC} is measured with D inputs and CLR grounded, and CLK at 4.5 V.

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDAS207D - APRIL 1982 - REVISED MAY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 \
Input voltage, V _I	7
Operating free-air temperature range, T _A : SN54AS174, SN54AS	
SN74AS174, SN74AS	175B 0°C to 70°C
Storage temperature range, Total	65°C to 150°C

recommended operating conditions

					N54AS17 54AS17		_	174AS17 74AS17		UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8			0.8	V
ІОН	High-level output current					-2			-2	mA
loL	Low-level output current					20			20	mA
fclock*	Clock frequency			0		100	0		100	MHz
		CLR low		5.5			5			
. *	Pulse duration	CLK high		4			4			
t _W *	ruise duration	CLK low	'AS174	6			6			ns
		CLK low	'AS175B	5			5			
		Data	'AS174	4			4			
t _{su} *	Setup time before CLK↑	Dala	'AS175B	3			3			ns
		CLR inactive		6			6			
t _h *	Hold time, data after CLK↑	< ↑		1			1			ns
T _A	Operating free-air temperature			-55		125	0		70	°C

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDAS207D - APRIL 1982 - REVISED MAY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54AS174 SN54AS175B			SN SN7	UNIT		
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2			V _{CC} -2			V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.35	0.5		0.35	0.5	V
II		$V_{CC} = 5.5 \text{ V},$	$V_I = 7 V$			0.1			0.1	mA
lιΗ		$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ
Iμ		$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			-0.5			-0.5	mA
lo [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-30		-112	-30		-112	mA
laa	'AS174	V _{CC} = 5.5 V,	See Note 2		30	45		30	45	mA
Icc	'AS175B	VCC = 3.3 V,	OGG NOTE Z		22.5	34		22.5	34	IIIA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 4.5 _ = 50 pF _ = 500 Ω _ = MIN t	2,	<i>!</i> ,	UNIT		
	, ,	, ,	SN54AS174		SN54AS174 SN74AS174		SN74AS174		
			MIN	MAX	MIN	MAX			
f _{max} *			100		100		MHz		
^t PHL	CLR	Any Q	5	15	5	14	ns		
^t PLH	CLK	Any O	3.5	9.5	3.5	8	no		
^t PHL	CLK	Any Q	4.5	11.5	4.5	10	ns		

^{*} On products compliant to MIL-STD-883, Class B, these parameters are based on characterization data but are not production tested.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _l	_ = 50 pF _ = 500 £		,	UNIT
			SN54AS	3175B	SN74AS	3175B	
			MIN	MAX	MIN	MAX	
f _{max} *			100		100		MHz
t _{PLH}	CLR	A O -	4	10	4	9	ns
t _{PHL}	CLR	Any Q or Q	4.5	15	4.5	13	115
^t PLH	CLK	Any Q or Q	3	8.5	3	7.5	ns
^t PHL	OLK	Ally Q OI Q	3	11	3	10	115

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.




[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 2: I_{CC} is measured with D inputs, CLR, and CLK grounded.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated