SN54ALS113A, SN74ALS113A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

SDAS200 - D2661, APRIL 1982 - REVISED MAY 1986

- Fully Buffered to Offer Maximum isolation from External Disturbance
- Package Options Include Plastic Small **Outline Packages, Ceramic Chip Carriers,** and Standard Plastic and Ceramic 300-mil DIPs
- **Dependable Texas Instruments Quality and** Reliability

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION PER FLIP-FLOP
'ALS113A	40 MHz (C _L =15 pF)	6 mW


description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset input sets the outputs regardless of the levels of the other inputs. When Preset PRE is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54ALS113A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS113A is characterized for operation from 0°C to 70°C.


FUNCTION TABLE							
INPUTS				OUT	PUTS		
PRE	CLK	J	Q	Q			
L	Х	Х	Х	Н	L		
н	\downarrow	L	L	Q ₀	\overline{Q}_0		
н	\downarrow	Н	L	н	L		
н	\downarrow	L	Н	L	Н		
н	\downarrow	Н	Н	TOGGLE			
н	Н	Х	Х	Q ₀	\overline{Q}_0		

EUNCTION TABLE



NC-No internal connection

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54ALS113A, SN74ALS113A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

SDAS200 - D2661, APRIL 1982 - REVISED MAY 1986

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	
Operating free-air temperature range: SN54ALS113A	
SN74ALS113A	0°C to 70°C
Storage temperature range	−65°C to 150°C

recommended operating conditions

				SN54ALS113A		SN74ALS113A			UNIT		
				MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage			4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage			2			2			V	
VIL	Low-level input voltage					0.7			0.8	V	
ЮН	High-level output current				-0.4			-0.4	mA		
IOL	Low-level output current				4			8	mA		
fclock	Clock frequency			0		25	0		30	mHz	
	Pulse duration	PRE low		20			10			ns	
tw		CLK high		20			16.5				
		CLK low		20			16.5				
+	t Catura tima hafana CLK	Data		25			22				
t _{su}	Setup time before $CLK\!\!\downarrow$	PRE inactive		20			20			ns	
t _h	Hold time, data after CLK \downarrow			0			0			ns	
ТА	Operating free-air temperature			-55		125	0		70	°C	



SN54ALS113A, SN74ALS113A **DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS** WITH PRESET

SDAS200 - D2661, APRIL 1982 - REVISED MAY 1986

electrical characteristic over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN5	SN54ALS113A			SN74ALS113A		
				MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = – 18 mA			-1.5			-1.5	V
VOH		V_{CC} = 4.5 V to 5.5 V,	I _{OH} = -0.4 mA	V _{CC} -2			V _{CC} -2			V
VOL		V _{CC} = 4.5 V,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	
VOL		V _{CC} = 4.5 V,	I _{OL} = 8 mA					0.35	0.5	V
1.	J, K, or CLK	Vcc = 5.5 V,	V _I = 7 V			0.1			0.1	mA
lı	PRE	v C C = 3.3 v,				0.2			0.2	
1	J, K, or CLK	Vaa - 5 5 V	V ₁ = 2.7 V			20			20	A
ΙН	PRE	V _{CC} = 5.5 V,				40			40	μA
1	J, K, or CLK		<u>)/, 0.4)/</u>			-0.2			-0.2	mA
۱	PRE	V _{CC} = 5.5 V,	$V_{I} = 0.4 V$			-0.4			-0.4	ША
10‡	•	V _{CC} = 5.5 V,	V _O = 2.25 V	-30	-	-112	-30		-112	mA
ICC		V _{CC} = 5.5 V,	See Note 1		2.5	4.5		2.5	4.5	mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 1: I_{CC} is measured with J, K, CLK, and PRE grounded, then with J, K, CLK, and CLR grounded.

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (оитрит)		V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX			UNIT
			SN54ALS113A		SN74ALS113A		
			MIN	MAX	MIN	MAX	
fmax			25		30		MHz
^t PLH	PRE	Q or \overline{Q}	3	23	3	14	ns
^t PHL			4	26	4	18	
^t PLH	CLK	Q or Q	3	22	3	15	ns
^t PHL		5	5	23	5	19	110

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated