SDAS198B – APRIL 1982 – REVISED AUGUST 1995


 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY (MHz)	TYPICAL POWER DISSIPATION PER FLIP-FLOP (mW)
′ALS109A	50	6
'AS109A	129	29


description

These devices contain two independent $J-\overline{K}$ positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and \overline{K} inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and \overline{K} inputs can be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding \overline{K} and tying J high. They also can perform as D-type flip-flops if J and \overline{K} are tied together.

SN54ALS109A, SN54AS109A J PACKAGE
SN74ALS109A, SN74AS109A D OR N PACKAGE
(TOP VIEW)



SN54ALS109A, SN54AS109A...FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54ALS109A and SN54AS109A are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS109A and SN74AS109A are characterized for operation from 0°C to 70°C.


		FUNC	TION T	ABLE		
		OUT	PUTS			
PRE	CLR	CLK	J	к	Q	Q
L	Н	Х	Х	Х	Н	L
н	L	Х	Х	Х	L	Н
L	L	Х	Х	Х	н†	н†
н	Н	\uparrow	L	L	L	Н
н	Н	\uparrow	н	L	Тор	ggle
н	Н	\uparrow	L	н	Q0	Q0
н	Н	\uparrow	н	н	н	L
н	Н	L	Х	Х	Q0	Q 0

[†] The output levels in this configuration are not specified to meet the minimum levels for V_{OH} if the lows at PRE and CLR are near V_{IL} maximum. Furthermore, this configuration is nonstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SDAS198B – APRIL 1982 – REVISED AUGUST 1995

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V ₁	
Operating free-air temperature range, T _A : SN54ALS109A	
SN74ALS109A	0°C to 70°C
Storage temperature range	. −65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN	N54ALS109A SN74ALS109A		SN74ALS109A		UNIT	
		MIN NOM MAX MIN NOM		MAX					
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V_{IL}	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				-0.4			-0.4	mA
IOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		30	0		34	MHz
		PRE or CLR low	15			15			
tw	Pulse duration	CLK high	16.5			14.5			ns
		CLK low	16.5			14.5			
		Data	15			15			20
t _{su}	Setup time before CLK↑	PRE or CLR inactive	10			10			ns
t _h	Hold time after CLK^\uparrow	Data	0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C



SDAS198B - APRIL 1982 - REVISED AUGUST 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN5	4ALS10	9A	SN7	4ALS10	9A	UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.5			-1.5	V
VOH		V_{CC} = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2			V
Vai		V _{CC} = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
VOL		VCC = 4.5 V	I _{OL} = 8 mA					0.35	0.5	v
1.	CLK, J, or K		V1 = 7 V			0.1			0.1	mA
1	PRE or CLR	V _{CC} = 5.5 V,	$v_{1} = r v$			0.2			0.2	mA
I	CLK, J, or K		V1 = 27.7 V		20				20	۵
ΊН	PRE or CLR	V _{CC} = 5.5 V,	40		40				40	μA
L.	CLK, J, or K					-0.2			-0.2	A
۱Ľ	PRE or CLR	V _{CC} = 5.5 V,	VI ='U!'4' V			-0.4			-0.4	mA
10‡	-	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
ICC		V _{CC} = 5.5 V,	See Note 1		2.4	4		2.4	4	mA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.
NOTE 1: I_{CC} is measured with J, K, CLK, and PRE grounded, then with J, K, CLK, and CLR grounded.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF R _L = 500 Ω T _A = MIN t		,	,	UNIT
		, ,	SN54AL	S109A	SN74AL		
				MAX	MIN	MAX	
fmax			30		34		MHz
^t PLH	PRE or CLR		3	17	3	13	ns
^t PHL	PRE of CLR	Q or Q	5	17	5	15	115
tPLH	CLK	Q or Q	5	21	5	16	ns
^t PHL	OLK	QUIQ	5	20	5	18	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS198B – APRIL 1982 – REVISED AUGUST 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Operating free-air temperature range, T _A : SN54AS109A SN74AS109A	. −55°C to 125°C
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN	54AS10	9A	SN74AS109A		UNIT		
			MIN	NOM	MAX	MIN	N NOM MAX			
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.8			0.8	V	
ЮН	High-level output current				-2			-2	mA	
IOL	Low-level output current				20			20	mA	
fclock*	Clock frequency		0		90	0		105	MHz	
		PRE or CLR low	4			4				
tw*	Pulse duration	CLK high	4			4			ns	
		CLK low	5.5			5.5				
۰ *		Data	5.5			5.5				
t _{su} *	Setup time before CLK [↑]	PRE or CLR inactive	2			2			ns	
t _h *	Hold time after CLK^\uparrow	Data	0			0			ns	
TA	Operating free-air temperature		-55		125	0		70	°C	

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN	54AS109)A	SN	74AS109	9A	UNIT	
PARAMETER		TEST CONDITIONS		MIN	түр‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
VOH		V_{CC} = 4.5 V to 5.5 V,	I _{OH} = -2 mA	V _{CC} -2			V _{CC} -2			V
VOL		V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.25	0.5		0.25	0.5	V
Ц		V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
1	CLK, J, or K	V _{CC} = 5.5 V,	V1 =2??/ v			20			20	μA
ΙН	PRE or CLR	VCC = 5.5 V,	v = 2.7 v			40			40	μΑ
i	CLK, J, or K		V1 =°0'.'4' V			-0.5			-0.5	mA
۱۱L	PRE or CLR	V _{CC} = 5.5 V,	v] = 0.4 v			-1.8			-1.8	ША
IO§		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
ICC		V _{CC} = 5.5 V,	See Note 1		11.5	17		11.5	17	mA

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with J, K, CLK, and PRE grounded, then with J, K, CLK, and CLR grounded.



SDAS198B - APRIL 1982 - REVISED AUGUST 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	F	V _{CC} = 4. C _L = 50 p R _L = 500 T _A = MIN			UNIT
		. ,	SN54AS109A		A SN74AS109A		
			MIN	MAX	MIN	MAX	
^f max*			90		105		MHz
^t PLH	PRE or CLR	0 m -	2	9	2	8	ns
^t PHL	PRE OF CLR			11.5	3.5	10.5	115
^t PLH	CLK	Q or Q	2.5	10	2.5	9	ns
^t PHL	CER		3.5	10.5	3.5	9	115

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS198B – APRIL 1982 – REVISED AUGUST 1995

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES 7 V $R_{L} = R1 = R2$ Vcc **S**1 R_{L} R1 From Output Test From Output Test From Output Test **Under Test** Point **Under Test** Point Point Under Test Cı RL CL R2 CL (see Note A) (see Note A) (see Note A) LOAD CIRCUIT FOR LOAD CIRCUIT LOAD CIRCUIT **BI-STATE** FOR 3-STATE OUTPUTS **TOTEM-POLE OUTPUTS** FOR OPEN-COLLECTOR OUTPUTS 3.5 V 3.5 V Timing **High-Level** 1.3 V 1.3 V 1.3 V Input Pulse 0.3 V 0.3 V th tsu 3.5 V 3.5 V Data Low-Level 1.3 V 1.3 V 1.3 V 3 V Input Pulse 0.3 V 0.3 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES PULSE DURATIONS 3.5 V Output Control 1.3 V 1.3 V (low-level 0.3 V enabling) 3.5 V ^tPZL 1.3 V 1.3 V Input tpi 7 0.3 V ≈3.5 V ^tPHL Waveform 1 tpi H 1.3 V S1 Closed ۷он In-Phase (see Note B) 1.3 V 1.3 V Vol Output VOL 0.3 V ^tPHZ ^tPLH tpzh 🔶 tPHL -Vон vон Waveform 2 Out-of-Phase S1 Open 1.3 V 1.3 V 03V 1.3 V Output (see Note B) VOL (see Note C) = 0 V VOLTAGE WAVEFORMS **VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS**

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated