SDAS186B - JULY 1990 - REVISED JANUARY 1995

- Low-Power Versions of 'ALS244 Series
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These octal buffers and drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


Taken together with the SN74ALS1240, these devices provide the choice of inverting and noninverting outputs.

The SN54ALS1244A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS1244A is characterized for operation from 0°C to 70°C.

SN54ALS1244A . . . J PACKAGE SN74ALS1244A . . . DW OR N PACKAGE (TOP VIEW)




SN54ALS1244A ... FK PACKAGE (TOP VIEW)




SDAS186B - JULY 1990 - REVISED JANUARY 1995

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN54ALS1244A	-55°C to 125°C
SN74ALS1244A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS186B - JULY 1990 - REVISED JANUARY 1995

recommended operating conditions

		SN54ALS1244A			SN74ALS1244A			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNII	
Vсс	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage			0.7			0.8	V	
IOH	High-level output current			-12			-15	mA	
lOL	Low-level output current			8			16	mA	
TA	Operating free-air temperature	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		SN5	SN54ALS1244A			SN74ALS1244A		
PARAMETER			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK	V _{CC} = 4.5 V,	I _I = -18 mA			-1.5			-1.5	V
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	!		V
Va.,		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		
VOH	$V_{CC} = 4.5 V$	$I_{OH} = -12 \text{ mA}$	2						
		$I_{OH} = -15 \text{ mA}$				2			
	V _{CC} = 4.5 V	$I_{OL} = 8 \text{ mA}$		0.25	0.4		0.25	0.4	V
VoL		I _{OL} = 16 mA					0.35	0.5	
lоzн	$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			20			20	μΑ
l _{OZL}	$V_{CC} = 5.5 V,$	$V_0 = 0.4 \text{ V}$			-20			-20	μΑ
lį	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
lіН	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μΑ
Iլլ	$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.1			-0.1	mA
IO [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
	V _{CC} = 5.5 V	Outputs high		6	15		6	11	
Icc		Outputs low		10	20		10	17	mA
			Outputs disabled		11	25		11	20

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.


SN54ALS1244A, SN74ALS1244A OCTAL BUFFERS AND DRIVERS WITH 3-STATE OUTPUTS SDAS186B – JULY 1990 – REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (оитрит)	C _L R1 R2	C = 4.5 \ = 50 pF, = 500 Ω = 500 Ω = MIN to	,		UNIT
			SN54ALS1244A		SN74ALS1244A		
			MIN	MAX	MIN	MAX	
t _{PLH}	A	Υ	3	21	3	14	ns
t _{PHL}			3	16	3	14	113
^t PZH	ŌĒ	Y	6	28	6	22	ns
^t PZL			6	26	6	22	115
^t PHZ	ŌĒ	V	2	15	2	13	ns
^t PLZ		ı	3	25	3	16	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated