- Independent Asychronous Inputs and Outputs
- Bidirectional
- 32 Words by 9 Bits
- Programmable Depth
- Data Rates from 0 to 40 MHz
- Fall-Through Time . . . 22 ns Typ
- 3-State Outputs

description

This 576-bit memory uses advanced low-power Schottky IMPACT-X[™] technology and features high speed and fast fall-through times. It consists of two FIFOs organized as 32 words by 9 bits each.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

The SN74ALS2238 consists of bus-transceiver circuits, two 32×9 FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enables GAB and GBA are provided to control the transceiver functions. The SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low level selects real-time data and a high Eight fundamental selects stored data. bus-management functions can be performed as shown in Figure 1.

Data on the A or B data bus, or both, is written into the FIFOs on a low-to-high transition at the load clock (LDCKA or LDCKB) input and is read out on a low-to-high transition at the unload clock (UNCKA or UNCKB) input. The memory is full when the number of words clocked in exceeds, by the defined depth, the number of words clocked out.

N PACKAGE (TOP VIEW)							
RSTA DAF A0 A1 A2 GND A3 A4 A5 A6 GND V _{CC} A7 A8 LDCKA FULLA UNCKB EMPTYB SAB GAB	$\begin{bmatrix} 2 & 39 \\ 3 & 38 \\ 4 & 37 \\ 5 & 36 \\ 6 & 35 \\ 6 & 35 \\ 6 & 35 \\ 7 & 34 \\ 9 & 32 \\ 10 & 31 \\ 11 & 30 \\ 12 & 29 \\ 13 & 28 \\ 14 & 27 \\ 15 & 26 \\ 11 & 27 \\ 15 & 26 \\ 11 & 27 \\ 11 & 27 \\ 11 & 28 \\ 11 & 27 \\ 11 & 28 \\ 11 & 27 \\ 11 & 28 \\ 11 & 27 \\ 11 & 28 \\ 11 & 27 \\ 11 & 28 \\ 11 & 27 \\ 11 & 28 \\ 11 & 27 \\ 11 & 28 \\ 11 & 27 \\ 11 & 28 \\ 11 & 27 \\ 11 & 28 \\ 1$	RSTB DBF B0 B1 B2 GND B3 B4 B5 B6 GND V _{CC} B7 B8 LDCKB FULLB UNCKA EMPTYA SBA GBA					
	FN PACKAGE (TOP VIEW)						
GND 7 GND 7 A3 9 A4 10 A5 11 A6 12 GND 13 V _{CC} 14 A7 15 A8 16 LDCKA 17 18 19 20 HURD HUR		Q 9 3 42 41 40 39 B2 GND 37 Vcc 36 B3 35 B4 35 B4 34 B5 33 B6 32 GND 37 Vcc 36 B3 35 B4 34 B5 33 B6 32 GND 37 Vcc 36 B3 35 B4 34 B5 B3 B4 32 GND 35 B4 36 B3 35 B4 36 B3 35 B4 36 B3 35 B4 36 B3 35 B4 36 B3 35 B4 36 B5 B4 36 B5 B4 36 B5 B4 36 B5 B4 36 B5 B4 36 B5 B4 36 B5 B4 36 B7 B7 B7 B5 B6 B7 B7 B7 B7 B7 B7 B7 B7 B7 B7					

SDAS182 - APRIL 1990

When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IMPACT-X is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1990, Texas Instruments Incorporated

SDAS182 - APRIL 1990

description (continued)

Status of the FIFO memories is monitored by the FULLA, FULLB, EMPTYA, and EMPTYB output flags. The FULLA and FULLB are definable full flags. A high-to-low transition on DAF stores the binary value of A0 through A4 into a register for use as the value of X. A high-to-low transition on DBF stores the binary value of B0 through B4 into a register for use as the value of Y. In this way, the depth of either FIFO can be defined to be one to 32 words deep. The value of X and Y must be defined after power up or the stored value of X and Y will be ambiguous. The FULLA and FULLB outputs are low when their corresponding memories are full and high when the memories are not full.

The EMPTYA and EMPTYB outputs are low when their corresponding memories are empty and high when they are not empty. The status flag outputs are always active.

A low-level pulse on the RSTA or RSTB inputs resets the control pointers on FIFO A or FIFO B and also sets EMPTYA low and FULLA high or EMPTYB low and FULLB high. The outputs are not reset to any specific logic levels. With DAF at a low level, a low-level pulse on RSTA sets FIFO A to a depth of 32 – X, where X is the value stored above. With DAF at a high level, a low level pulse on RSTA sets FIFO A to a depth of 32 words. The depth of FIFO B is set in a similar manner. The first low-to-high transition on LDCKA or LDCKB, either after a reset pulse or from an empty condition, will cause EMPTYA or EMPTYB to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

The SN74ALS2238 is characterized for operation from 0°C to 70°C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.



SDAS182 - APRIL 1990



Pin numbers shown are for the N package.



SDAS182 - APRIL 1990



Figure 1. Bus-Management Functions





[†] Operation of FIFO B is identical to that of FIFO A.
[‡] X includes A0 through A4 only. A5 through A8 are ignored.

SDAS182 - APRIL 1990

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SDAS182 - APRIL 1990

SELECT-MODE CONTROL TABLE						
CONTROL OP		OPERA	TION			
SAB	SBA	A BUS	B BUS			
L	L	Real-time B to A bus	Real-time A to B bus			
L	Н	FIFO B to A bus	Real-time A to B bus			
н	L	Real-time B to A bus	FIFO A to B bus			
н	Н	FIFO B to A bus	FIFO A to B bus			

OUTPUT-ENABLE CONTROL TABLE

CONTROL		OPERA	TION			
GAB	GBA	A BUS	B BUS			
н	Н	A bus enabled	B bus enabled			
L	Н	A bus enabled	Isolation/input to B bus			
н	L	Isolation/input to A bus	B bus enabled			
L	L	Isolation/input to A bus	Isolation/input to B bus			

programming procedure for depth of FIFO A[†]

Program:

- Step 1. With $\overline{\text{RSTA}}$ at a high level, take $\overline{\text{DAF}}$ from a high level to a low level. The high-to-low transition on $\overline{\text{DAF}}$ stores the binary value of A0–A4 for use as the value of X in defining the depth of FIFO A.
- Step 2. With \overline{DAF} held low, pulse the \overline{RSTA} signal low. On the low-to-high transition of \overline{RSTA} , FIFO A is set to a depth of 32 X, where X is the value of A0–A4 stored above.
- Step 3. To redefine the depth of FIFO A to 32 words, hold DAF at a high level and pulse the RSTA signal low.

[†] The programming procedures used to define the depth of FIFO B are the same as the procedure above.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage: Control inputs	
I/O ports	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	
Maximum junction temperature	150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS182 - APRIL 1990

recommended operating conditions (see Note 1)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
lau	High-level output current	A or B ports			-15	س ۸
ЮН		Status flags			-0.4	mA
lai	Level and a stand assume of	A or B ports			24	mA
IOL	Low-level output current	Status flags			8	IIIA
f	Clock frequency	LDCKA or LDCKB	0		40	MHz
fclock	Clock frequency	UNCKA or UNCKB	0		40	IVITZ
	Pulse duration	RSTA or RSTB low	17			
		LDCKA or LDCKB low	12.5			ns
		LDCKA or LDCKB high	10			
tw		UNCKA or UNCKB low	12.5			
		UNCKA or UNCKB high	10			
		DAF or DBF high	10			
	Setup time	Data before LDCKA or LDCKB↑	7			
		Define depth: D4–D0 before DAF or $\overline{DBF}\downarrow$	6			
t _{su}		Define depth: DAF or DBF↓ before RSTA or RSTB↑	45			ns
		Define depth (32): DAF or DBF high before RSTA or RSTB↑	32			
		LDCKA or LDCKB (inactive) before RSTA or RSTB	5			
	Hold time	Data after LDCKA or LDCKB↑	3			
th		Define depth: D4–D0 after \overline{DAF} or $\overline{DBF}\downarrow$	4			
		Define depth: DAF or DBF low after RSTA or RSTB↑	0			ns
		Define depth (32): DAF or DBF high after RSTA or RSTB↑	0			
		LDCKA or LDCKB (inactive) after RSTA or RSTB	5			
TA	Operating free-air tempera	ature	0		70	°C

NOTE 1: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCKA or LDCKB and UNCKA or UNCKB clock inputs. Any excessive noise or glitching on the clock inputs (which violates the V_{IL}, V_{IH}, or minimum pulse duration limits) can cause a false clock or improper operation of the internal read and write pointers.



SDAS182 - APRIL 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	түр†	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj = – 18 mA			-1.2	V	
	Status flags	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2				
Vou	A or B ports	V _{CC} = 4.5 V,	I _{OH} = – 2 mA	V _{CC} -2			v	
Vон		V _{CC} = 4.5 V,	I _{OH} = – 3 mA	2.4	3.2		v	
		V _{CC} = 4.5 V,	I _{OH} = -15 mA	2				
	A or B ports	V _{CC} = 4.5 V,	I _{OL} = 12 mA		0.25	0.4		
Voi	A of B ports	V _{CC} = 4.5 V,	I _{OL} = 24 mA		0.35	0.5	V	
VOL	Status flags	V _{CC} = 4.5 V,	I _{OL} = 4 mA		0.25	0.4		
		V _{CC} = 4.5 V,	I _{OL} = 8 mA		0.35	0.5		
II.	DAF, DBF, RSTA, RSTB, GAB, GBA, SAB, SBA, LDCKA, LDCKB, UNCKA, UNCKB	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA	
	A or B ports	1				0.2		
ιн	DAF, DBF, RSTA, RSTB, GAB, GBA, SAB, SBA, LDCKA, LDCKB, UNCKA, UNCKB	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA	
	A or B ports [‡]	1				40		
۱	DAF, DBF, RSTA, RSTB, GAB, GBA, SAB, SBA, LCKA, LDCKB, UNCKA, UNCKB	V _{CC} = 5.5 V,	$V_{CC} = 5.5 V_{c}$	VI = 0.4 V			-0.2	mA
	A or B ports [‡]	1	•			-0.4]	
	A or B ports‡			-20		-130		
۱ _О §	Status flags	V _{CC} = 5.5 V,	V _O = 2.25 V	-15		-100	mA	
ICC		V _{CC} = 5.5 V			190	350	mA	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the offstate output current.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS182 - APRIL 1990

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	R	C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω		
			MIN	TYP†	MAX	
f _{max}	LDCK, UNCK		40			MHz
. .	LDCKA↑, LDCKB↑	P.A.	7	22	33	ns
^t pd	UNCKA [↑] , UNCKB [↑]	В, А	7	20	29	
^t PLH	LDCKA↑, LDCKB↑	ЕМРТҮА, ЕМРТҮВ	5	12	22	
^t PHL	UNCKA [↑] , UNCKB [↑]		5	12	22	ns
^t PHL	$\overline{RSTA}\downarrow,\overline{RSTB}\downarrow$	EMPTYA, EMPTYB	5	12	22	ns
^t PHL	LDCKA↑, LDCKB↑	FULLA, FULLB	5	12	22	ns
	UNCKA↑, UNCKB↑		5	12	23	ns
^t PLH	RSTA↓, RSTB↓	FULLA, FULLB	6	15	28	
SAB, SBA‡	SAB, SBA‡		2	11	18	ns
^t pd	A/B	В, А	2	8	15	
t _{en}	GBA, GAB	A, B	2	6	15	ns
^t dis	GBA, GAB	A, B	1	5	12	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
[‡] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SDAS182 - APRIL 1990



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z₀ = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated