SDAS159D – APRIL 1982 – REVISED DECEMBER 1994

- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear
- Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs

#### description

This 8-bit parallel-out serial shift register features AND-gated serial (<u>A</u> and B) inputs and an asynchronous clear (CLR) input. The gated serial

D OR N PACKAGE (TOP VIEW)						
A [ B [ Q <sub>A</sub> [ Q <sub>B</sub> [ Q <sub>D</sub> [ GND [	1 2 3 4 5 6 7	υ	14 13 12 11 10 9 8	V <sub>CC</sub> Q <sub>H</sub> Q <sub>G</sub> Q <sub>F</sub> CLR CLK		

inputs permit control over incoming data because a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided that the minimum setup-time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input. All inputs are diode clamped to minimize transmission-line effects.

The SN74ALS164A is characterized for operation from 0°C to 70°C.

FUNCTION TABLE								
INPUTS				OUTPUTS <sup>†</sup>				
CLR	CLK	Α	В	Q <sub>A</sub>	$\mathtt{Q}_{B} \dots \mathtt{Q}_{H}$			
L	Х	Х	Х	L	L	L		
Н	L	Х	х	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>		
Н	$\uparrow$	Н	н	н	Q <sub>An</sub>	Q <sub>Gn</sub>		
Н	$\uparrow$	L	х	L	Q <sub>An</sub>	Q <sub>Gn</sub>		
Н	$\uparrow$	Х	L	L	Q <sub>An</sub>	Q <sub>Gn</sub>		
+ ~ ~				~	-			

EUNICTION TABLE

<sup>†</sup> Q<sub>A0</sub>, Q<sub>B0</sub>, Q<sub>H0</sub> = the level of Q<sub>A</sub>, Q<sub>B</sub>, or Q<sub>H</sub>, respectively, before the indicated steady-state input conditions were established.

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions)

 $\uparrow$  = transition from low to high level


 $Q_{An}$ ,  $Q_{Gn}$  = the level of  $Q_{A}$  or  $Q_{G}$  before the most recent  $\uparrow$  transition of the clock; indicates a 1-bit shift.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SDAS159D - APRIL 1982 - REVISED DECEMBER 1994

## logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





SDAS159D - APRIL 1982 - REVISED DECEMBER 1994



typical clear, shift, and clear sequences

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>1</sub>	7 V
Operating free-air temperature range, T <sub>A</sub> 0°C to 7	′0°C
Storage temperature range	o∘C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS159D - APRIL 1982 - REVISED DECEMBER 1994

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
ЮН	High-level output current				-0.4	mA
I <sub>OL</sub>	Low-level output current	utput current			8	mA
fclock	Clock frequency				50	MHz
	Pulse duration	CLK	10			
tw	Fuise duration	CLR low	16			ns
		Data	6			
t <sub>su</sub> Setup ti	Setup time before CLK↑	CLR inactive	8			ns
th	Hold time, data after $CLK^\uparrow$					ns
Т <sub>А</sub>	Operating free-air temperature		0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	MIN TYP <sup>†</sup>	MAX	UNIT	
VIK	$V_{CC} = 4.5 V,$	lı = –18 mA		-1.5	V
VOH	$V_{CC} = 4.5 V$ to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2		V
Ve	V <sub>CC</sub> = 4.5 V	$I_{OL} = 4 \text{ mA}$	0.25	0.4	v
V <sub>OL</sub>		I <sub>OL</sub> = 8 mA	0.35	0.5	
lj	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V		0.1	mA
ΙΗ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V		20	μA
١ <sub>IL</sub>	$V_{CC} = 5.5 V,$	VI = 0.4 V		-0.1	mA
IO‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30	-112	mA
ICC	V <sub>CC</sub> = 5.5 V,	See Note 1	14	24	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>. NOTE 1: With 4.5 V applied to the serial input and all other inputs, except the CLK, grounded, I<sub>CC</sub> is measured after a clock transition from 0 to 4.5 V.


#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}^{\$}$			UNIT
			MIN	TYP¶	MAX	
fmax			50	75		MHz
<sup>t</sup> PHL	CLR	Any Q	6	15	20	ns
<sup>t</sup> PLH	CLK	Any Q	4	9	16	ns
<sup>t</sup> PHL	OLK		5	11	17	115

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



SDAS159D - APRIL 1982 - REVISED DECEMBER 1994



- - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
  - D. All input pulses have the following characteristics:  $PRR \le 1$  MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
  - E. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated