SDAS157B - JUNE 1982 - REVISED DECEMBER 1994


- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'ALS165 are parallel-load 8-bit serial shift registers that, when clocked, shift the data toward serial (Q_H and \overline{Q}_H) outputs. Parallel-in access to each stage is provided by eight individual direct data (A–H) inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. The 'ALS165 have a clock-inhibit function and complemented serial outputs.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and the clock inhibit (CLK INH) input is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. The parallel inputs to the register are enabled while SH/LD is low independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

SN54ALS165 . . . J PACKAGE SN74ALS165 . . . D OR N PACKAGE (TOP VIEW)



SN54ALS165 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


The SN54ALS165 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS165 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

	FUNCTION				
SH/LD	CLK	CLK INH	FUNCTION		
L	Χ	Х	Parallel load		
Н	Н	Χ	No change		
Н	Χ	Н	No change		
Н	L	\uparrow	Shift [†]		
Н	1	L	Shift [†]		


[†] Shift = content of each internal register shifts toward serial outputs. Data at SER is shifted into first register.

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

typical shift, load, and inhibit sequences



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Operating free-air temperature range, T _A : SN54ALS165	
SN74ALS165	0°C to 70°C
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54ALS165, SN74ALS165 **PARALLEL-LOAD 8-BIT REGISTERS**

SDAS157B – JUNE 1982 – REVISED DECEMBER 1994

recommended operating conditions

			SN54ALS165		SN74ALS165			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
IOH	High-level output current				-0.4			-0.4	mA
loL	Low-level output current				4			8	mA
fclock	Clock frequency		0		35	0		45	MHz
+ (0) (0)	Pulse duration, CLK (see Figure 1)	CLK high	14			11			ns
tw(CLK)		CLK low	14			11			
tw(load)	Pulse duration, SH/LD low CLK low		15			12			ns
t _{su1}	Setup time, clock enable (see Figure 1)		15			11			ns
t _{su2}	Setup time, parallel input (see Figure 1)		11			10			ns
t _{su3}	Setup time, serial input (see Figure 2)		11			10			ns
t _{su4}	Setup time, shift (see Figure 2)		15			10			ns
th	Hold time at any input		4			4			ns
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN	SN54ALS165			SN74ALS165		
			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.5			-1.5	V
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	VCC -	2		V _{CC} -2	2		٧
VOL	V _{CC} = 4.5 V	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL		$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
lį	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
lн	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
Iμ	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
I _O ‡	$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-20		-112	-30		-112	mA
Icc	$V_{CC} = 5.5 \text{ V},$	See Note 1		12	24		12	24	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


[‡] The output conditions have been chosen to produce a current that closely approximates on<u>e</u> half of the true short-circuit output current, los. NOTE 1: With the outputs open, CLK INH and CLK at 4.5 V, and a clock pulse applied to SH/LD, ICC is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

switching characteristics (see Figures 1, 2, and 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω , T_A = MIN to MAX †				UNIT
	, ,	,	SN54ALS165		SN74ALS165		
			MIN	MAX	MIN	MAX	
fmax			35		45		MHz
^t PLH	011/15	Any	4	23	4	20	ns
^t PHL	SH/LD	Ally	4	23	4	22	
^t PLH	CLK	Any	3	14	3	13	ns
t _{PHL}	OLK	Ally	3	15	3	14	115
t _{PLH}	н	Q _H	3	14	3	13	20
t _{PHL}			3	18	3	16	ns
t _{PLH}	н	Q _H	2	17	2	15	no
t _{PHL}	П		3	17	3	16	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. The remaining six data inputs and SER are low.

- B. Prior to test, high-level data is loaded into the H input.
- C. The input pulse generators have the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, t_{Γ} = $t_{\bar{f}}$ = 2 ns.
- D. $V_{ref} = 1.3 V$


Figure 1. Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The eight data inputs and CLK INH are low. Results are monitored at QH at t_{n+7} .
 - B. The input pulse generators have the following characteristics: $PRR \le 1$ MHz, duty cycle = 50%, $t_f = t_f = 2$ ns.
 - C. $V_{ref} = 1.3 V$

Figure 2. Voltage Waveforms



NOTE A: CL includes probe and jig capacitance.

Figure 3. Load Circuit for Switching Tests

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated