## SN74ALS166 PARALLEL-LOAD 8-BIT SHIFT REGISTER

SDAS156C – APRIL 1982 – REVISED DECEMBER 1994

- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion
- Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs

#### description

The SN74ALS166 parallel-load 8-bit shift register is compatible with most other TTL logic families. All inputs are buffered to lower the drive requirements. Input clamping diodes minimize switching transients and simplify system design.



These parallel-in or serial-in, serial-out registers have a complexity of 77 equivalent gates on a monolithic chip. They feature gated clocks (CLK and CLK INH) inputs and an overriding clear (CLR) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD) input. When high, SH/LD enables the serial data (SER) input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data (A–H) inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive-NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running and the register can be stopped on command with the clock input. CLK INH should be changed to the high level only when CLK is high. The buffered CLR overrides all other inputs, including CLK, and sets all flip-flops to zero.

INPUTS					INTERNAL				
	SH/LD	CLK INH	CLK	SER	PARALLEL	OUTPUTS		OUTPUT Q <sub>H</sub>	
CLR	3H/LD		CLK	SER	ΑΗ	QA	QB	N~H	
L	Х	Х	Х	Х	Х	L	L	L	
н	Х	L	L	Х	Х	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>	
н	L	L	$\uparrow$	Х	ah	а	b	h	
н	Н	L	$\uparrow$	Н	Х	н	Q <sub>An</sub>	Q <sub>Gn</sub>	
н	Н	L	$\uparrow$	L	Х	L	Q <sub>An</sub>	Q <sub>Gn</sub>	
н	Х	Н	$\uparrow$	Х	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>	

FUNCTION TABLE

The SN74ALS166 is characterized for operation from 0°C to 70°C.

## SN74ALS166 PARALLEL-LOAD 8-BIT SHIFT REGISTER

SDAS156C - APRIL 1982 - REVISED DECEMBER 1994

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.



## logic diagram (positive logic)



# SN74ALS166 PARALLEL-LOAD 8-BIT SHIFT REGISTER

SDAS156C - APRIL 1982 - REVISED DECEMBER 1994



typical clear, shift, load, inhibit, and shift sequences

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>1</sub>	7 V
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS156C - APRIL 1982 - REVISED DECEMBER 1994

#### recommended operating conditions

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage			5	5.5	V	
VIH	High-level input voltage		2			V	
VIL	Low-level input voltage				0.8	V	
ЮН	High-level output current				-0.4	mA	
IOL	Low-level output current				8	mA	
fclock	Clock frequency				45	MHz	
t <sub>w</sub>	Pulse duration	CLR low	9			ns	
		CLK high	10				
		CLK low	10				
		SH/LD	16				
t <sub>su</sub>	Setup time before CLK↑	Data	7			ns	
		CLR inactive	11				
t <sub>h</sub>	Hold time, data after CLK↑		3			ns	
ТА	Operating free-air temperature		0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN TYP†	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	l <sub>l</sub> = –18 mA		-1.5	V
VOH	$V_{CC}$ = 4.5 V to 5.5 V,	I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2		V
Vol		I <sub>OL</sub> = 4 mA	0.25	0.4	V
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 8 mA	0.35	0.5	v
lı	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V		0.1	mA
Чн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V		20	μA
Ι <sub>ΙL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V		-0.1	mA
IO‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30	-112	mA
ICC	V <sub>CC</sub> = 5.5 V,	See Note 1	14	24	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>. NOTE 1: With 4.5 V applied to SER and all other inputs, except the clock, grounded, I<sub>CC</sub> is measured after a clock transition from 0 V to 4.5 V.

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	10	$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$			UNIT
			MIN	τγρ¶	MAX	
fmax			45			MHz
<sup>t</sup> PHL	CLR	Q <sub>H</sub>	4	9	14	ns
<sup>t</sup> PLH	CLK	0.1	2	7	12	ns
<sup>t</sup> PHL	CER	Q <sub>H</sub>	2	9	13	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ¶ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



SDAS156C - APRIL 1982 - REVISED DECEMBER 1994

#### PARAMETER MEASUREMENT INFORMATION



TEST TABLE FOR SYNCHRONOUS INPUTS						
DATA INPUT FOR TEST SH/LD		OUTPUT TESTED (see Note B)				
Н	0 V	Q <sub>H</sub> at t <sub>n + 1</sub>				
Serial Input	4.5 V	Q <sub>H</sub> at t <sub>n + 1</sub>				

#### LOAD CIRCUIT FOR OUTPUT UNDER TEST



#### **VOLTAGE WAVEFORMS**

- NOTES: A. CL includes probe and jig capacitance.
  - B. Propagation delay times (t<sub>PLH</sub> and t<sub>PHL</sub>) are measured at t<sub>n+1</sub>. Proper shifting of data is verified at t<sub>n+8</sub> with a functional test.
  - C. A clear pulse is applied prior to each test.
  - D.  $t_n = bit time before clocking transition, t_{n+1} = bit time after one clocking transition, and t_{n+8} = bit time after eight clocking transitions.$
  - E. The clock pulse has the following characteristics:  $t_{W(clock)} \le 20$  ns and PRR = 1 MHz. The clear pulse has the following characteristics:  $t_{W(clear)} \le 20$  ns.
  - F. All pulse generators have the following characteristics:  $Z_O \approx 50 \Omega$ ;  $t_f = t_f = 2 \text{ ns. Duty cycle} = 50\%$  when testing  $f_{max}$ .

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated