### SN74ALS29841 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SDAS149A – JUNE 1988 – REVISED JANUARY 1995

<ul> <li>3-State Buffer-Type Outputs Drive Bus Lines Directly</li> </ul>	DW OR NT PACKAGE (TOP VIEW)
Bus-Structured Pinout	OE (1 24) V <sub>CC</sub>
<ul> <li>Provides Extra Bus-Driving Latches</li> <li>Necessary for Wider Address/Data Paths or</li> </ul>	1D [] 2 23 [] 1Q 2D [] 3 22 [] 2Q
Buses With Parity	3D 🛛 4 21 🗍 3Q
<ul> <li>Buffered Control Inputs Reduce dc Loading Effects</li> </ul>	4D 🛮 5 20 🗓 4Q 5D 🗓 6 19 🗓 5Q
Power-Up High-Impedance State	6D 🛮 7 18 🗓 6Q
<ul> <li>Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs</li> </ul>	7D [] 8 17 [] 7Q 8D [] 9 16 [] 8Q 9D [] 10 15 [] 9Q
. 145.16 (117) 555 IIII 211 5	10D 🛮 11 14 🗓 10Q
description	GND <b>□</b> 12 13 <b>□</b> LE

This 10-bit latch features 3-state outputs designed

specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type latches. The SN74ALS29841 has noninverting data (D) inputs.

A buffered output-enable  $(\overline{OE})$  input can place the ten outputs in either a normal logic state (high or low logic levels) or in a high-impedance state. The outputs also are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN74ALS29841 is characterized for operation from 0°C to 70°C.


#### **FUNCTION TABLE**

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	Х	Χ	Z




SDAS149A – JUNE 1988 – REVISED JANUARY 1995

### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
IOH	High-level output current			-24	mA
l <sub>OL</sub>	Low-level output current			48	mA
t <sub>W</sub>	Pulse duration, LE high	6			ns
t <sub>su</sub>	Setup time, data before LE↓	2.5			ns
th	Hold time, data after LE↓	4.5			ns
TA	Operating free-air temperature	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	$V_{CC} = 4.75 V$ ,	$I_{I} = -18 \text{ mA}$			-1.2	V
Vari	\\oo - 4.75 \\	I <sub>OH</sub> = -15 mA	2.4	3.3		V
VOH	V <sub>CC</sub> = 4.75 V	$I_{OH} = -24 \text{ mA}$	2	3.1		v
V <sub>OL</sub>	$V_{CC} = 4.75 V$ ,	$I_{OL} = 48 \text{ mA}$		0.35	0.5	V
l <sub>OZH</sub>	$V_{CC} = 5.25 V$ ,	V <sub>O</sub> = 2.7 V			20	μΑ
lozL	$V_{CC} = 5.25 V$ ,	$V_0 = 0.4 \text{ V}$			-20	μΑ
lį	$V_{CC} = 5.25 V$ ,	V <sub>I</sub> = 5.5 V			0.1	mA
lін	$V_{CC} = 5.25 V$ ,	V <sub>I</sub> = 2.7 V			20	μΑ
Ι <sub>ΙL</sub>	$V_{CC} = 5.25 V$ ,	V <sub>I</sub> = 0.4 V			-0.2	mA
los <sup>‡</sup>	$V_{CC} = 5.25 V$ ,	V <sub>O</sub> = 0	-75		-250	mA
l <sub>CC</sub>	$V_{CC} = 5.25 \text{ V},$	Outputs low		55	85	mA



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


# SN74ALS29841 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SDAS149A – JUNE 1988 – REVISED JANUARY 1995

# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>CC</sub> = MIN T <sub>A</sub> = MIN to	to MAX <sup>†</sup> , o MAX <sup>†</sup>	UNIT		
	(INFOT)	(001F01)		MIN	MAX			
<sup>t</sup> PLH	D	Any O	C: 50 pF	2	9.5	ns		
t <sub>PHL</sub>	D	Any Q	C <sub>L</sub> = 50 pF	2	9.5	113		
<sup>t</sup> PLH	D	A O	0. 200 = 5		14	ns		
<sup>t</sup> PHL	Б	Any Q	C <sub>L</sub> = 300 pF		14	115		
t <sub>PLH</sub>	LE	A O	0 50 5		12	ns		
tPHL	LE	Any Q	C <sub>L</sub> = 50 pF		12	115		
<sup>t</sup> PLH	LE	A O	0 200 = 5		16	ns		
<sup>t</sup> PHL	LL	Any Q	C <sub>L</sub> = 300 pF		16	113		
<sup>t</sup> PZH	ŌĒ	A O	0. 50.55		14	ns		
<sup>t</sup> PZL	ÜE	Any Q	C <sub>L</sub> = 50 pF		14	115		
<sup>t</sup> PZH	ŌĒ	A O			20	ns		
t <sub>PZL</sub>	OE	Any Q	C <sub>L</sub> = 300 pF		23	115		
<sup>t</sup> PHZ	ŌĒ		0 50 -5		15	ns		
t <sub>PLZ</sub>		Any Q	C <sub>L</sub> = 50 pF		12	115		
<sup>t</sup> PHZ	ŌĒ	Anv	Any 0	Any O	C: - 5 pE	9	9	ns
tPLZ	)L	Any Q	C <sub>L</sub> = 5 pF		9	110		


<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


### PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE				
TEST	<b>S</b> 1	S2		
tPLH	Closed	Closed		
t <sub>PHL</sub>	Closed	Closed		
<sup>t</sup> PZH	Open	Closed		
tPZL	Closed	Open		
tPHZ	Closed	Closed		
t <sub>PLZ</sub>	Closed	Closed		


CH DOCITION TABLE







**PROPAGATION DELAY TIMES** 



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.

Figure 1. Load Circuit and Voltage Waveforms



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated