SDAS143C - APRIL 1982 - REVISED AUGUST 1995

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY (C <sub>L</sub> = 50 pF) (MHz)	TYPICAL POWER DISSIPATION PER FLIP-FLOP (mW)
'ALS74A	50	6
'AS74A	134	26

#### description


These devices contain two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN54ALS74A and SN54AS74A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS74A and SN74AS74A are characterized for operation from 0°C to 70°C.

#### SN54ALS74A, SN54AS74A . . . J PACKAGE SN74ALS74A, SN74AS74A . . . D OR N PACKAGE (TOP VIEW)



# SN54ALS74A, SN54AS74A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


#### **FUNCTION TABLE**

	INP	OUTI	PUTS		
PRE	CLR	CLK	D	Q	Ø
L	Н	Х	Х	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	н†	H <sup>†</sup>
Н	Н	$\uparrow$	Н	Н	L
Н	Н	$\uparrow$	L	L	Н
Н	Н	L	Х	$Q_0$	$\overline{Q}_0$

<sup>†</sup> The output levels in this configuration are not specified to meet the minimum levels for V<sub>OH</sub> if the lows at PRE and CLR are near V<sub>IL</sub> maximum. Furthermore, this configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.


SDAS143C - APRIL 1982 - REVISED AUGUST 1995

### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

#### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub>		7 V
Input voltage, V <sub>I</sub>		7 V
	: SN54ALS74A	
	SN74ALS74A	0°C to 70°C
Storage temperature range		-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS143C - APRIL 1982 - REVISED AUGUST 1995

### recommended operating conditions

			SN	SN54ALS74A		SN74ALS74A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage				0.7			8.0	V
IOH	High-level output current				-0.4			-0.4	mA
loL	Low-level output current				4			8	mA
fclock	Clock frequency		0		25	0		34	MHz
		PRE or CLR low	15			15			
t <sub>W</sub>	Pulse duration	CLK high	17.5			14.5			ns
		CLK low	17.5			14.5			
+	Outro the Arterio OLKA	Data	16			15			ns
t <sub>su</sub>	su Setup time before CLK↑	PRE or CLR inactive	10			10			115
t <sub>h</sub>	Hold time after CLK↑	Data	2			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DARAMETER		TEST COL	TEST CONDITIONS		54ALS7	4A	SN74ALS74A			LINUT
r	PARAMETER	TEST COI	TEST CONDITIONS		TYP <sup>†</sup>	MAX	MIN	TYP†	MAX	UNIT
٧ıK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.5			-1.5	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I <sub>OH</sub> = −2 mA	V <sub>CC</sub> -2			V <sub>CC</sub> -2			V
\/o:		V00 - 4 5 V	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	V
VOL		V <sub>CC</sub> = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
1.	CLK or D	V <sub>CC</sub> = 4.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
l <sub>I</sub>	PRE or CLR	VCC = 4.5 V,	V  = 7 V			0.2			0.2	ША
la.	CLK or D	Vaa 45V	- A F M - A F M - OTM -			20			20	^
lΗ	PRE or CLR	$V_{CC} = 4.5 \text{ V},$	V <sub>I</sub> =27.7′ v			40			40	μΑ
l	CLK or D	V 45V	V. 049/v			-0.2			-0.2	A
ll l	PRE or CLR	$V_{CC} = 4.5 \text{ V},$	V <sub>I</sub> =℃!¥′ ∨			-0.4			-0.4	mA
lo <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
Icc		V <sub>CC</sub> = 5.5 V,	See Note 1		2.4	4		2.4	4	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, l<sub>OS</sub>. NOTE 1: I<sub>CC</sub> is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.

SDAS143C - APRIL 1982 - REVISED AUGUST 1995

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R <sub>L</sub>	= 50 pf = 500 g		V,	UNIT
			SN54A	LS74A	SN74AI		
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			25		34		MHz
<sup>t</sup> PLH	PRE or CLR	Q or Q	3	18	3	13	ns
<sup>t</sup> PHL	PRE OF CLR	Q or Q	5	17	5	15	115
<sup>t</sup> PLH	CLK	Q or Q	5	23	5	16	ns
<sup>t</sup> PHL	OLK	QUIQ	5	20	5	18	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	7 V
Operating free-air temperature range, T <sub>A</sub> : SN54AS74A	
SN74AS74A	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			18	154AS74	S74A SN74AS74A		Α	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage				8.0			8.0	V
ЮН	High-level output current				-2			-2	mA
loL	Low-level output current				20			20	mA
f <sub>clock</sub> *	Clock frequency		0		90	0		105	MHz
		PRE or CLR low	4			4			
tw*	Pulse duration	CLK high	4			4			ns
		CLK low	5.5			5.5			
+ *	Octor than before OLKA	Data	4.5			4.5			ns
t <sub>su</sub> *	Setup time before CLK↑	PRE or CLR inactive	2			2			115
th*	Hold time after CLK↑	Data	0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

<sup>\*</sup> On products compliant to MIL-STD-833, Class B, this parameter is based on characterization data but is not production tested.

SDAS143C - APRIL 1982 - REVISED AUGUST 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		SN54AS74A		SN74AS74A			UNIT	
	PARAMETER			MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
VOH		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.25	0.5		0.25	0.5	V
Ц		$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA
	CLK or D	V00 - 5 5 V	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 27.7 \text{ V}$			20			20	^
lн	PRE or CLR	vCC = 5.5 v,				40			40	μΑ
I	CLK or D	V <sub>CC</sub> = 5.5 V,	VI =€!¥′ ∨			-0.5			-0.5	mA
II∟	PRE or CLR	vCC = 5.5 v,	V  = 0:4 V			-1.8			-1.8	Ш
IO <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	$V_0 = 2.25 \text{ V}$	-30		-112	-30		-112	mA
ICC		V <sub>CC</sub> = 5.5 V,	See Note 1		10.5	16		10.5	16	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R <sub>L</sub>	= 50 pF = 500 £			UNIT
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		S74A	SN74A		
			MIN	MAX	MIN	MAX	
fmax*			90		105		MHz
<sup>t</sup> PLH	PRE or CLR	0 0 7 0	2	9	2	7.5	ns
<sup>t</sup> PHL	PRE OF CLR	Q or $\overline{\mathbb{Q}}$	2.5	11.5	2.5	10.5	115
<sup>t</sup> PLH	CLK	Q or Q	2.5	10	3	8	ns
t <sub>PHL</sub>	OLK	3010	3.5	10.5	3	9	113

<sup>\*</sup> On products compliant to MIL-STD-833, Class B, this parameter is based on characterization data but is not production tested.




<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, Ios. NOTE 1: I<sub>CC</sub> is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS143C - APRIL 1982 - REVISED AUGUST 1995

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_{\Gamma} = t_{f} = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated