SDAS138B - DECEMBER 1983 - REVISED JANUARY 1995

 Parallel-to-Serial, Serial-to-Parallel Conversions 	D OR N PACKAGE (TOP VIEW)
 Parallel Synchronous Loading 	
 J and K Inputs to First Stage 	CLR [] 1 ⁻ 16 [] V _{CC} J [] 2 15 [] Q _A
Right Shift Only With Complementary	$\vec{\mathbf{K}}$ $\begin{bmatrix} 3 \\ 3 \end{bmatrix}$ 14 $\begin{bmatrix} 0 \\ 0 \\ 0 \end{bmatrix}$
Outputs on Last Stage	A [] 4 13] Q _C
 Direct Overriding Clear 	в [] 5 12 <mark>]</mark> <u>Q</u> D
Package Options Include Plastic	C [] 6 11 [] Q _D
Small-Outline (D) Packages and Standard	
Plastic (N) 300-mil DIPs	GND [[8 9]] SH/LD

description

This 4-bit bidirectional universal shift register features parallel (A, B, C, D) inputs, parallel (Q_A , Q_B , Q_C , Q_D , \overline{Q}_D) outputs, J- \overline{K} serial (J, \overline{K}) inputs, shift/load control (SH/ \overline{LD}) input, and a direct overriding clear (\overline{CLR}). The registers have two modes of operation:

- Parallel (broadside) load
- Shift (in the direction Q_A toward Q_D)

Parallel loading is accomplished by applying the four bits of data and taking SH/LD low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock (CLK) input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when SH/ $\overline{\text{LD}}$ is high. Serial data for this mode is entered at the J- $\overline{\text{K}}$ inputs. These inputs permit the first stage to perform as a J- $\overline{\text{K}}$, D-, or T-type flip-flop as shown in the function table.


The SN74AS195 is characterized for operation from 0°C to 70°C.

INPUTS						OUTPUTS									
			D CLK		SEF	RIAL		PARA	LLEL			•	_	_	-
CLR SH/L	SH/LD	J		ĸ	Α	В	С	D	_ Q _A	QB	QC	QD	QD		
L	Х	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	Н		
н	L	\uparrow	Х	х	а	b	С	d	а	b	С	d	d		
н	Н	L	Х	Х	Х	Х	Х	Х	Q _{A0}	Q_{B0}	Q _{C0}	Q_{D0}	\overline{Q}_{D0}		
н	Н	↑	L	н	Х	Х	Х	Х	Q _{A0}	Q _{A0}	Q _{Bn}	QCn	QCn		
н	Н	\uparrow	L	L	Х	Х	Х	Х	L	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Cn}		
н	Н	↑	н	Н	Х	Х	Х	Х	н	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Cn}		
н	Н	\uparrow	н	L	Х	Х	Х	Х	\overline{Q}_{AN}	Q _{An}	Q _{Bn}	Q _{Cn}	\overline{Q}_{Cn}		

FUNCTION TABLE

SDAS138B - DECEMBER 1983 - REVISED JANUARY 1995


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SDAS138B - DECEMBER 1983 - REVISED JANUARY 1995



Parallel Outputs



CLK CLR Serial Inputs ĸ SH/LD н Parallel B Data Inputs нГ L QB Outputs QC QD Serial Shift Serial Shift Clear Load

SDAS138B - DECEMBER 1983 - REVISED JANUARY 1995



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}
Input voltage, VI
Operating free-air temperature range, T _A
Storage temperature range

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS138B - DECEMBER 1983 - REVISED JANUARY 1995

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
ЮН	High-level output current			-2	mA	
IOL	Low-level output current				20	mA
fclock	Clock frequency		0		70	MHz
+	Pulse duration	CLK high	4			
tw		CLR low	7.2			ns
	Setup time	Data before CLK↑	3.5			
t _{su}		SH/LD before CLK↑	8			ns
		CLR high before CLK [↑]	6			
÷.	Hold time	Data after CLK↑	1			
^t h		SH/LD after CLK↑	0			ns
TA	Operating free-air temperature		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN T	үр† ма	X UNIT
VIK		$V_{CC} = 4.5 V,$	lj = – 18 mA		-1	2 V
VOH		$V_{CC} = 4.5 V \text{ to } 5.5 V,$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2		V
VOL		$V_{CC} = 4.5 V,$	I _{OL} = 20 mA		0.35 0	5 V
1.	SH/LD	V _{CC} = 5.5 V,	\/. 7\/		0	2 mA
1	All others	VCC = 5.5 V,	V ₁ = 7 V		0	1
1	SH/LD		\/r_3Z\/.v		4	0
lн	All others	V _{CC} = 5.5 V,	V ₁ =27.7′ v		2	μA 0
l	SH/LD		Vj =đi‡ v		-	1 mA
۱L	All others	V _{CC} = 5.5 V,			-0	5
10‡		V _{CC} = 5.5 V,	V _O = 2.25 V	-30	-11	2 mA
ІССН		$V_{CC} = 5.5 V$			32 5	1 mA
ICCL		$V_{CC} = 5.5 V$			36 5	7 mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.



SDAS138B - DECEMBER 1983 - REVISED JANUARY 1995


switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF R _L = 500 Ω T _A = MIN t	V to 5.5 V, ; o MAX [†]	UNIT
			MIN	MAX	
fmax			70		MHz
^t PLH	CLK	Any Q	3	8.5	ns
^t PHL			2.5	10.5	115
^t PLH	CLR		4	8	ns
^t PHL	ULK	Q _A thru Q _D	5	11.5	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS138B - DECEMBER 1983 - REVISED JANUARY 1995



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_f = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated