SN74AS1843 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS127 -	APRIL	1987
-----------	-------	------

- Center V_{CC} and GND Configuration Provides Minimum Lead Inductance in High Current Switching Applications
- 3-State Buffer-Type Outputs Drive Bus-Lines Directly
- Bus-Structured Pinout
- Provide Extra Bus Driving Latches Necessary for Wider Address/Data Paths or Buses With Parity
- Buffered Control Inputs to Reduce DC Loading
- Power-Up High Impedance
- Package Options Include Plastic DIPs. Use the 'AS843 for Plastic and Ceramic Chip Carriers and "Small Outline" Package Options
- Dependable Texas Instruments Quality and Reliability

description

This 9-bit latch device features three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The nine latches are transparent D-type and have noninverting data (D) inputs.

A buffered output control (\overline{OC}) input can be used to place the nine outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pullup components.

The output control (\overline{OC}) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN74AS1843 is characterized for operation from 0° C to 70° C.

NT Package (Top View)				
5Q 4Q 3Q 2Q	1 2 3 4	24 23 22 21] 6Q] 7Q] 8Q] 9Q	
1Q 1Q (<u>cc</u>	4 5 6	21 20 19] 9Q] PRE] C	
OC 1D	7 8 9	18 17 16] GND] CLR	
2D 3D 4D	10 11	15 14] 9D] 8D] 7D	
5D	12	13] 6D	

V

FUNCTION TABLE

		INPUTS			OUTPUT
PRE	CLR	<u>oc</u>	С	D	Q
L	Х	L	х	Х	Н
н	L	L	Х	Х	L
н	н	L	Н	L	L
Н	Н	L	Н	Н	Н
н	Н	L	L	Х	QO
Х	Х	Н	Х	Х	Z

logic symbol †



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12,

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74AS1843 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS127 - APRIL 1987

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 65°C to 150°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to GND.



SDAS127 - APRIL 1987

recommended operating conditions

				MIN	NOM	MAX	UNIT
VCC	Supply voltage			4.5	5	5.5	V
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
ЮН	High-level output current				-24	mA	
IOL	Low-level output current					48	mA
	tw Pulse duration, enable C high	CLR or PRE low		4			
١W		C high		4			ns
t _{su}	Setup time, data before enable C \downarrow		2.5			ns	
th	Hold time, data after enable C \downarrow			2.5			ns
+	t _r Recovery time	PRE		15			
۲		CLR		14			ns
TA	Operating free-air temperature			0		70	°C

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	1	TEST CONDITIONS	MIN	түр†	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = - 18 mA			-1.2	V
	V _{CC} = 4.5 V,	I _{OH} = – 2 mA	V _{CC} -2			v
VOH	V _{CC} = 4.5 V,	I _{OH} = – 15 mA	2.4	3.2		
	V _{CC} = 4.5 V,	I _{OH} = – 24 mA	2			
Max	V _{CC} = 4.5 V,	I _{OL} = 32 mA				N/
VOL	V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.35	0.5	V
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			50	μΑ
IOZL	V _{CC} = 5.5 V,	V _O = 0.4 V			-50	μΑ
lj	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
ЧΗ	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
۱ _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			05	mA
۱ ₀ ‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
		Output high		37	62	
ICC	V _{CC} = 5.5 V,	Output low		56	92	92 mA
		Outputs disabled		56	92	

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. [‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.



SN74AS1843 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDAS127 - APRIL 1987

switching characteristics over recommended ranges of supply voltage and free-air temperature (see Note 2)

PARAMETER	FROM (INPUT)	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		V to 5.5 V, 50 pF, 500 Ω, 500 Ω, I to MAX	UNIT
			MIN	MAX	
^t PLH	D	2	1	6.5	
^t PHL		Q	1	9	ns
^t PLH	с		2	12	
^t PHL		Q	2	12	ns
^t PLH	PRE	Q	2	10	ns
^t PHL	CLR	Q	2	13	ns
^t PZH	<u> </u>	2	2	10.5	
^t PZL		Q	2	13.5	ns
^t PHZ	ōc		1	8	
^t PLZ		Q	1	8	ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the ALS/AS Logic Data Book, 1986.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated