SDAS118C – FEBRUARY 1987 – REVISED JANUARY 1995

- Functionally Similar to AMD's AM29854
- High-Speed Bus Transceiver With Parity Generator/Checker
- Parity-Error Flag With Open-Collector Outputs
- Latch for Storing the Parity-Error Flag
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs

description

The SN74ALS29854 is an 8-bit to 9-bit parity transceiver designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is

DW OR NT PACKAGE (TOP VIEW)						
OEA [1	U	24] V _{CC}		
A1 [2		23] B1		
A2 [3		22] B2		
A3 [4		21] B3		
A4 [5		20] B4		
A5 [6		19] B5		
A6 [7		18] B6		
A7 [8		17] B7		
A8 [9		16] B8		
ERR [10		15] PARITY		
CLR [11		14] OEB		
GND [12		13] <u>LE</u>		

generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector $\overline{\text{ERR}}$ flag. $\overline{\text{ERR}}$ can be either passed, sampled, stored, or cleared from the latch using the latch-enable ($\overline{\text{LE}}$) and clear ($\overline{\text{CLR}}$) control inputs. When both $\overline{\text{OEA}}$ and $\overline{\text{OEB}}$ are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The SN74ALS29854 is characterized for operation from 0°C to 70°C.

INPUTS					OUTPUT AND I/O							
OEB	OEA	CLR	LE	Ai Σ of Hs	Bi [†] ∑ of Ls	Α	В	PARITY	ERR‡	OPERATION		
L	Н	х	х	Odd Even	NA	NA	Ā	H L	NA	A data to B bus and generate parity		
н	L	х	L	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity		
Н	L	Н	Н	NA	Х	Х	NA	NA	N-1	Store error flag		
Х	Х	L	Н	Х	Х	Х	NA	NA	Н	Clear error-flag register		
н	Н	H L X X	H H L L	X X L Odd H Even	х	Z	Z	Z	NC H L H	Isolation§		
L	L	х	х	Odd Even	NA	NA	Ā	L H	NA	A data to B bus and generate inverted parity		

NA = not applicable, NC = no change, X = don't care


[†] Summation of high-level inputs includes PARITY along with Bi inputs.

[‡]Output states shown assume ERR was previously high.

§ In this mode, ERR, when enabled, shows inverted parity of the A bus.

SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995

logic diagram (positive logic)





SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995

н OEB L н OEA L Even **Bi + PARITY** Odd Н LE L Н CLR L Н ERR L Sample — ► Pass Store Clear **ERROR-FLAG FUNCTIONS** INTERNAL OUTPUT INPUTS OUTPUT TO DEVICE PRESTATE FUNCTION LE CLR POINT P ERR_{n-1}† ERR L L L L Х Pass н Н L Х L L Н Х L L Sample Н Н н Х Х н н L Clear L L н н Х Store

error-flag waveforms

н [†] ERR_{n-1} represents the state of ERR before any changes at CLR, LE, or point P.

Н

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V ₁	7 V
Voltage applied to a disabled I/O port	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	. −65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V	
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
VOH	High-level output voltage, ERR				5.5	V
IOH	High-level output current				-24	mA
IOL	Low-level output current				48	mA
		LE high	10			
tw	Pulse duration	LE low	10			ns
		CLR low	10			
		Bi and PARITY	10			20
t _{su}	Setup time before $\overline{LE}\downarrow$	CLR high	15			ns
t _h	Hold time, Bi and PARITY after $\overline{LE}\downarrow$		3			ns
TA	Operating free-air temperature				70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP†	MAX	UNIT
VIK		V _{CC} = 4.75 V,	l _l = – 18 mA			-1.2	V
VOH		V _{CC} = 4.75 V	I _{OH} = -15 mA	2.4			V
VОН	All I/Os except ERR		$I_{OH} = -24 \text{ mA}$	2			v
IOH	ERR	V _{CC} = 4.75 V,	V _{OH} = 5.5 V			0.1	mA
VOL		V _{CC} = 4.75 V,	I _{OL} = 48 mA		0.35	0.5	V
I		V _{CC} = 5.25 V,	V _I = 5.5 V			0.1	mA
ι _Η ‡		V _{CC} = 5.25 V,	V _I = 2.7 V			20	μA
. +	Data		$V_{I} = 0.4 V$			-0.2	mA
'⊪‡	Control	V _{CC} = 5.25 V,				-0.75	ША
١٥		V _{CC} = 5.25 V,	$V_{O} = 0$	-75		-250	mA
ICC		V _{CC} = 5.25 V,	All outputs open		70	100	mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.



SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995


PARAMETER	FROM (INPUT)	TO	TEST CONDITIONS	V _{CC} = 4.75 V T _A = MIN to M	UNIT		
	(INPUT)	(OUTPUT)		MIN	MAX		
^t PLH	A or B	B or A	0 50 5		8		
^t PHL	AOIB		C _L = 50 pF		8	ns	
^t PLH	A or B		0, 200 = 5		13	ns	
^t PHL	AUR	B or A	C _L = 300 pF		13	115	
^t PLH	А		0. 50.55		15	ns	
^t PHL		PARITY	C _L = 50 pF		18	115	
^t PLH	A	PARITY	C _L = 300 pF		22	ns	
^t PHL					22	115	
^t PZH	OEA or OEB	A or B	C _L = 50 pF		17	ns	
t _{PZL}					17	115	
^t PZH	OEA or OEB	A or B	C _L = 300 pF		23	ns	
t _{PZL}	OEA OF OEB				23		
^t PHZ		A or B	C _L = 5 pF		8	ns	
^t PLZ	OEA OF OEB				8		
^t PHZ	OEA or OEB	A or B	C _I = 50 pF		15	ns	
^t PLZ		AOLP	CL = 50 pF		115		
^t PHL	LE	ERR	C _L = 50 pF		12	ns	
^t PLH	CLR	ERR	C _L = 50 pF		12	ns	
^t PLH		PARITY	C _L = 50 pF		17		
^t PHL	OEA				19	ns	
^t PLH		PARITY	C _L = 300 pF		22		
^t PHL	OEA				25	ns	
^t PLH		ERR	C: 50 pF		20	-	
^t PHL	Bi/PARITY	EKK	C _L = 50 pF		20	ns	

switching characteristics (see Figure 1)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated