SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

<ul> <li>3-State I/O-Type Read-Back Inputs</li> <li>Bus-Structured Pinout</li> </ul>	SN54ALS996 JT PACKAGE SN74ALS996 DW OR NT PACKAGE (TOP VIEW)
<ul> <li>T/C Determines True or Complementary Data at Q Outputs</li> </ul>	
Package Options Include Plastic	2D []2   23 ]] 1Q
Small-Outline (DW) Packages, Ceramic	3D 🛛 3D 🖓 3D 22
Chip Carriers (FK), and Standard Plastic	4D 🛛 4 21 🗍 3Q
(NT) and Ceramic (JT) 300-mil DIPs	5D 🛛 5 20 🗍 4Q
	6D 🚺 6 19 🗍 5Q
description	7D 🛛 7 18 🗋 6Q

These 8-bit latches are designed specifically for storing the contents of the input data bus and providing the capability of reading back the stored data onto the input data bus. The Q outputs are designed with bus-driving capability.

The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) input when the enable  $(\overline{EN})$  input is low. Data can be read back onto the data inputs by taking the read (RD) input low, in addition to having EN low. When EN is high, both the read-back and write modes are disabled. Transitions on EN should only be made with CLK high to prevent false clocking.

The polarity of the Q outputs can be controlled by the polarity  $(T/\overline{C})$  input. When  $T/\overline{C}$  is high, Q is the same as is stored in the flip-flops. When  $T/\overline{C}$  is low, the output data is inverted. The Q outputs can be placed in the high-impedance state by taking the output-enable ( $\overline{OE}$ ) input high.  $\overline{OE}$  does not affect the internal operation of the register. Old data can be retained or new data can be entered while the outputs are off.

A low level at the clear (CLR) input resets the internal registers low. The clear function is asynchronous and overrides all other register functions.

				NT PACK
	(TO	P VIE	EW)	
	_			1
1D [		U	24	]∨ <sub>cc</sub>
2D [	2		23	] 1Q
3D [	3		22	] 2Q
4D [			21	] 3Q
5D [	5		20	] 4Q
6D [			19	] 5Q
7D [	7		18	] 6Q
8D [			17	] 7Q
EN [			16	] 8Q
RD [	10		15	] OE
CLK [	11		14	] T/C
GND [	12		13	] CLR
	_			

#### SN54ALS996 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The -1 version of the SN74ALS996 is identical to the standard version, except that the recommended maximum  $I_{OL}$  for the -1 version is increased to 48 mA. There is no -1 version of the SN54ALS996.

The SN54ALS996 is characterized for operation over the full military temperature range of – 55°C to 125°C. The SN74ALS996 is characterized for operation from 0°C to 70°C.

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

### logic diagram (positive logic)



**To Seven Other Channels** 

Pin numbers shown are for the DW, JT, and NT packages.



SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995



<sup>†</sup> This hold time ensures that the read-back circuit will not create a conflict on the input data bus.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, VI (OE, RD, EN, CLK, CLR, and T/C)	
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54ALS996	-55°C to 125°C
SN74ALS996	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

#### recommended operating conditions

			SN54ALS996		SN74ALS996			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
		All inputs				2				
VIH	High-level input voltage	All inputs except OE, RD	2						V	
		OE, RD	2.2							
VIL	Low-level input voltage	-			0.8			0.8	V	
1		Q			-1			-2.6	mA	
ЮН	High-level output current	D			-0.4			-0.4		
	Low-level output current				12			24	mA	
IOL		Q						48†		
		D			8			8		
fclock	Clock frequency		0		35	0		35	MHZ	
	Pulse duration	CLR low	10			10			ns	
tw		CLK low	14.5			14.5				
		CLK high	14.5			14.5				
	Setup time	Data before CLK↑	15			15				
+		EN low before CLK <sup>↑</sup>	10			10			ns	
t <sub>su</sub>		CLK high before EN <sup>†‡</sup>	15			15				
		CLR high (inactive) before CLK <sup>↑</sup>	10			10				
th	Hold time	Data after CLK <sup>↑</sup>	1			0				
		EN low after CLK <sup>↑</sup>	5			5			ns	
		RD high after CLK <sup>↑</sup> §	5			5				
Т <sub>А</sub>	Operating free-air temperatur	e	-55		125	0		70	°C	

<sup>†</sup> Applies only to the -1 version and only if V<sub>CC</sub> is maintained between 4.75 V and 5.25 V <sup>‡</sup> This setup time ensures that EN will not false clock the data register. § This hold time ensures that there will be no conflict on the input data bus.



SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

DADAMETED		TEST CONDITIONS		SN	SN54ALS996			SN74ALS996		
P/	PARAMETER TEST CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2			-1.2	V
	All outputs	V <sub>CC</sub> = 4.5 V to 5.5 V,	I <sub>OH</sub> = - 0.4 mA	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		
∨он			I <sub>OH</sub> = – 1 mA	2.4	3.2					V
	Q	$V_{CC} = 4.5 V$	I <sub>OH</sub> = - 2.6 mA				2.4	3.2		
	D		$I_{OL} = 4 \text{ mA}$		0.25	0.4				V
	D	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 8 mA					0.35	0.5	
VOL			I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
	Q	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	
			$I_{OL} = 48 \text{ mA}^{\ddagger}$					0.35	0.5	
IOZH	Q	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μA
IOZL	Q	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20			-20	μA
1.	D inputs	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V			0.1			0.1	
ł	All others		V <sub>I</sub> = 7 V			0.1			0.1	mA
	D inputs§		)/ 07)/			20			20	
ЧН	All others	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =2??' v			20			20	μA
	D inputs§	$V_{CC} = 5.5 V_{c}$				-0.1			-0.1	
۱L	All others		VI =0.4 v		-0.1				-0.1	mA
۱ <sub>О</sub> ¶		<u>V<sub>CC</sub></u> = 5.5 V, CLR = 2.5 V	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
			Outputs high		35	55		35	55	
ICC	$\frac{V_{CC}}{EN, RD low}$	Outputs low		55	85		55	85	mA	
			Outputs disabled		42	65		42	65	1

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> Applies only to the -1 version and only if V<sub>CC</sub> is maintained between 4.75 V and 5.25 V § For I/O ports ( $Q_A$  thru  $Q_H$ ), the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (оитрит)	V <sub>С</sub> С <sub>L</sub> Т <sub>А</sub>	UNIT			
			SN54A	LS996	SN74ALS996		
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			35		35		MHz
<sup>t</sup> PLH	_CLK	0	5	30	5	28	ns
<sup>t</sup> PHL	$(T/\overline{C} = H \text{ or } L)$	Q	5	24	5	28	115
<sup>t</sup> PLH	$\overline{\text{CLR}}$ (T/ $\overline{\text{C}}$ = L)	_	5	27	7	27	ns
<sup>t</sup> PHL	$\overline{\text{CLR}}$ (T/ $\overline{\text{C}}$ = H)	Q	5	23	7	23	115
<sup>t</sup> PLH	- 75	0	4	23	5	23	ns
<sup>t</sup> PHL	T/C	Q	5	23	5	23	115
<sup>t</sup> PHL	CLR	D	5	30	8	30	ns
t <sub>en</sub> ‡	2	5	2	18	3	16	
t <sub>dis</sub> §	RD	D	1	19	3	19	ns
t <sub>en</sub> ‡	EN	_	2	17	3	16	20
t <sub>dis</sub> §		D	1	19	3	19	ns
t <sub>en</sub> ‡	ŌĒ		2	15	4	15	ns
t <sub>dis</sub> §		Q	1	11	1	10	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. <sup>‡</sup> t<sub>en</sub> = t<sub>PZH</sub> or t<sub>PZL</sub> § t<sub>dis</sub> = t<sub>PHZ</sub> or t<sub>PLZ</sub>



SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995



NOTES: A. CL includes probe and jig capacitance.

- B. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t<sub>r</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated