24 🛮 V_{CC}

23 Y1

22 Y2

21 🛮 Y3

19 Y5 18 Y6

17 H Y7

16∏ Y8

15 Y9

14 ¶ Y10

13 OE2

20 ¶ Y4

DW OR NT PACKAGE

(TOP VIEW)

OE1

A1 🛮 2

А3

A4 🛮 5

A5 🛮 6

A6

A7 | 8

A10 **∏** 11

GND 12

A8 **∐** 9

A9 🛮 10

A2 | 3

4

SDAS095B - JANUARY 1986 - REVISED JANUARY 1995

- Functionally Equivalent to AMD's AM29827 and AM29828
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading
- Data Flow-Through Pinout (All Inputs on Opposite Side From Outputs)
- Power-Up High-Impedance State
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs

description


These 10-bit buffers and bus drivers provide high-performance bus interface for wide data paths or buses carrying parity.

The 3-state control gate is a 2-input NOR such that if either output-enable (OE1 or OE2) input is high, all ten outputs are in the high-impedance state.

The SN74ALS29827 provides true data and the SN74ALS29828 provides inverted data at their respective outputs.

The SN74ALS29827 and SN74ALS29828 are characterized for operation from 0°C to 70°C.

logic symbols†





[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SDAS095B - JANUARY 1986 - REVISED JANUARY 1995

logic diagrams (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN74ALS29827 SN74ALS29828		UNIT	
		MIN	NOM	MAX	
Vсс	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
ІОН	High-level output current			-24	mA
loL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C



SDAS095B - JANUARY 1986 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	TEST CO	TEST CONDITIONS SN74ALS298 MIN TYP†		-	UNIT	
				TYP [†]	MAX	
VIK	$V_{CC} = 4.75 V$,	$I_{I} = -18 \text{ mA}$			-1.2	V
Vou	Voo - 4.75 V	$I_{OH} = -15 \text{ mA}$	2.4			V
VOH	V_{OH} $V_{CC} = 4.75 \text{ V}$ $I_{OH} = -24 \text{ mA}$	$I_{OH} = -24 \text{ mA}$	2			V
V _{OL}	$V_{CC} = 4.75 V$,	$I_{OL} = 48 \text{ mA}$		0.35	0.5	V
I _{OZH}	$V_{CC} = 5.25 V$,	V _O = 2.4 V			20	μΑ
l _{OZL}	$V_{CC} = 5.25 V$,	V _O = 0.4 V			-20	μΑ
lį	$V_{CC} = 5.25 V$,	V _I = 5.5 V			0.1	mA
lін	$V_{CC} = 5.25 \text{ V},$	V _I = 2.7 V			20	μΑ
Ι _{ΙL}	$V_{CC} = 5.25 V$,	$V_{I} = 0.4 V$			-0.1	mA
los [‡]	$V_{CC} = 5.25 V$,	V _O = 0	-75		-250	mA
Icc	$V_{CC} = 5.25 \text{ V}$			25	40	mA

switching characteristics (see Figure 1)


FDOM TO		V _{CC} = 4.75				
PARAMETER	FROM TO TEST CONDITIONS (INPUT)		SN74ALS29827	SN74ALS29828	UNIT	
		(0011 01)		MIN MAX	MIN MAX	
t _{PLH}	А	V	0 000 - 5	15	14	ns
tPHL	A	Υ	C _L = 300 pF	15	14	115
t _{PLH}	A	V	0 50 - 5	8	7	ns
tPHL		Υ	C _L = 50 pF	8	7.5	115
^t PZH	ŌĒ	V	0 000 - 5	20	20	ns
tpzL		Y	C _L = 300 pF	23	23	115
^t PZH	<u>OE</u>	V	0 50 = 5	15	15	ns
tpzL	OE	Y C _L =	C _L = 50 pF	15	15	10
^t PHZ	ŌĒ	V	0. 50.55	17	17	ns
tPLZ	OE	Υ	C _L = 50 pF	12	12	110
^t PHZ	ŌĒ	Y	C _L = 5 pF	9	9	nc
^t PLZ	OE .	•	OL = 5 pr	9	9	ns


[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE			
TEST	S1	S2	
t _{PLH}	Closed	Closed	
tPHL	Closed	Closed	
tPZH	Open	Closed	
tPZL	Closed	Open	
tPHZ	Closed	Closed	
t _{PLZ}	Closed	Closed	







PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated