SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

- Package Options Include Compact 300-mil or Standard 600-mil DIPs and Both Plastic and Ceramic Chip Carriers
- Full Look-Ahead for High-Speed Operations on Long Words
- Arithmetic Operating Modes: Addition Subtraction Shift Operand A One Position Magnitude Comparison
- Plus Twelve Other Arithmetic Operations
- Logic Function Modes Exclusive-OR Comparator AND, NAND, OR, NOR
- Dependable Texas Instruments Quality and Reliability

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for J, JT, N, and NT packages.

3NJ4A31010		51		JW FACKAGE
SN74AS1818	3	. N (DR I	NT PACKAGE
	(то	P VI	EW)
	-			
B0	1	U	24] <u>∨</u> cc
A0	2		23] <u>A</u> 1
S3[3		22] <u>B</u> 1
S2[4		21] <u>A</u> 2
S1[5		20] <u>B</u> 2
SO	6		19] <u>A</u> 3
Cn	7		18] <u>B</u> 3
M	8		17]G
For	9		16	<u>C_{n+4}</u>
F1	10		15	ĪΡ
F2	11		14	<u>A</u> = B
GND	12		13	<u></u> F 3
_				

SN54AS181B . . . JT OR JW PACKAGE





NC-No internal connection

	$\frac{1}{1} = \frac{1}{2} = \frac{1}$											
NUMBER		ADDITION TIMES		PACK	AGE COUNT	CARRY METHOD						
OF	USING 'AS181B USING 'AS881B U		USING 'S181	ARITHMETIC LOOK-AHEAD		BETWEEN						
BITS	AND 'AS882	'AS882 AND 'AS882 AND 'S182 LOGIC UNITS		LOGIC UNITS	CARRY GENERATORS	ALUs						
1 to 4	5 ns	5 ns	11 ns	1		None						
5 to 8	10 ns	10 ns	18 ns	2		Ripple						
9 to 16	14 ns	14 ns	19 ns	3 or 4	1	Full Look-Ahead						
17 to 64	19 ns	19 ns	28 ns	5 to 16	2 to 5	Full Look-Ahead						

TYPICAL ADDITION TIMES (CL = 15 pF, RL = 280 $\Omega,$ TA = 25°C)

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

description

The 'AS181B arithmetic logic units (ALU)/function generators have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs, \overline{G} and \overline{P} , for the four bits in the package. When used in conjunction with the SN54AS882 or SN74AS882 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown previously illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'AS882 circuits with these ALUs to provide multilevel full carry look-ahead is illustrated under signal designations.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output $(C_{n + 4})$ are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The 'AS181B will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	A0	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3	Cn	C _n + 4	P	G
Active-low data (Table 2)	A0	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3	Cn	C _n + 4	Х	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A–B–1, which requires an end-around or forced carry to provide A–B.

The 'AS181B can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU must be in the subtract mode with C_n = H when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output ($C_{n + 4}$) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select input S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT C _n	OUTPUT C _{n + 4}	ACTIVE-LOW DATA (Figure 1)	ACTIVE-HIGH DATA Figure 2)
Н	Н	$A \ge B$	A≤B
н	L	A < B	A > B
L	н	A > B	A < B
L	L	$A \leq B$	A≥B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.



SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

signal designations

In both Figures 1 and 2, the polarity indicators (\square) indicate that the associated input or output is active-low with respect to the function shown inside the symbol and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'AS181B together with 'AS882 and 'S182 can be used with the signal designation of either Figure 1 or Figure 2.





SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

					TABLE 1								
				ACTIVE-LOW DATA									
5	SELEO	стю	N	M = H	M = L; ARITHM	ETIC OPERATIONS							
				LOGIC	C _n = L	C _n = H							
S3	S2	S 1	S0	FUNCTIONS	(no carry)	(with carry)							
L	L	L	L	$F = \overline{A}$	F = A MINUS 1	F = A							
L	L	L	Н	$F = \overline{AB}$	F = AB MINUS 1	F = AB							
L	L	н	L	$F = \overline{A} + B$	F = AB MINUS 1	$F = A\overline{B}$							
L	L	Н	Н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO							
L	Н	L	L	$F = \overline{A + B}$	F = A PLUS (A + B)	$F = A PLUS (A + \overline{B}) PLUS 1$							
L	Н	L	н	$F = \overline{B}$	F = AB PLUS (A + B)	$F = AB PLUS (A + \overline{B}) PLUS 1$							
L	Н	н	L	$F = \overline{A \oplus B}$	F = A MINUS B MINUS 1	F = A MINUS B							
L	Н	н	н	$F = A + \overline{B}$	F = A + B	$F = (A + \overline{B}) PLUS 1$							
н	L	L	L	$F = \overline{AB}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1							
н	L	L	Н	$F = A \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1							
н	L	н	L	F = B	F = AB PLUS (A + B)	$F = A\overline{B} PLUS (A + B) PLUS 1$							
н	L	н	н	$F = A \oplus B$	F = (A + B)	F = (A + B) PLUS 1							
н	Н	L	L	F = 0	F = A PLUS A [[]	F = A PLUS A PLUS 1							
н	н	L	н	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1							
н	н	н	L	F = AB	F = AB PLUS A	F =AB PLUS A PLUS 1							
н	Н	н	н	F = A	F = A PLUS 1	F = A PLUS 1							

TABLE 2

					ACTIVE-LOW DATA								
	SELE	CTIO	N	M = H	M = L; ARITHM	ETIC OPERATIONS							
				LOGIC	C _n = L	C _n = H							
S 3	S2	S 1	S0	FUNCTIONS	(no carry)	(with carry)							
L	L	L	L	$F = \overline{A}$	F = A	F = A PLUS 1							
L	L	L	Н	$F = \overline{A + B}$	F = A + B	F = (A+ B) PLUS 1							
L	L	н	L	$F = \overline{A}B$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$							
L	L	Н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO							
L	н	L	L	$F = \overline{AB}$	F = A PLUS AB	F = A PLUS AB PLUS 1							
L	н	L	н	$F = \overline{B}$	$F = (A + B) PLUS A + \overline{B}$	F = (A + B) PLUS AB PLUS 1							
L	Н	Н	L	$F=A\oplusB$	F = A MINUS B MINUS 1	F = A MINUS B							
L	н	Н	н	F = AB	F = AB MINUS 1	$F = A \overline{B}$							
н	L	L	L	$F = \overline{A} + B$	F = A PLUS AB	F = A PLUS AB PLUS 1							
н	L	L	н	$F = \overline{A \oplus B}$	F = A PLUS B	F = A PLUS B PLUS 1							
н	L	Н	L	F = B	$F = (A + \overline{B}) PLUS AB$	$F = (A + \overline{B}) PLUS AB PLUS 1$							
н	L	Н	н	F = AB	F = AB MINUS 1	F = AB							
н	н	L	L	F = 1	F = A PLUS A [†]	F = A PLUS A PLUS 1							
н	н	L	н	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1							
н	н	н	L	F = A + B	$F = (A + \overline{B}) PLUS A$	$F = (A + \overline{B}) PLUS A PLUS 1$							
н	Н	Н	Н	F = A	F = A MINUS 1	F = A							

[†]Each bit is shifted to the next more significant position.



SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

logic diagram (positive logic)



Pin numbers shown are for JT, JW, N, and NT packages.



SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}		
Off-state output voltage (A = B output of		
Operating free-air temperature range:		
	SN74AS181B	 0°C to 70°C
Storage temperature range		 65°C to 150°C

recommended operating conditions

			SN	54AS18	1B	SN	74AS18 [,]	1B	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
VOH	High-level output voltage	A = B output only			5.5			5.5	V
lou	High-level output current	All outputs except $A = B$ and \overline{G}			-2			-2	mA
ЮН	riigh level output current	G			-3			- 3	111/5
	Low-level output current	All outputs except G			20			20	~^^
IOL		G			48			48	mA
TA	Operating free-air temperature	<u>}</u>	-55		125	0		70	°C



SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	54AS181	В	SN7	74AS181	В	
	PARAMETER	TEST COND	ITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = –18 mA			-1.2			-1.2	V
	Any output except A = B	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I _{OH} = -2 mA	V _{CC} -2			V _{CC} -2			V
Vон	G	V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.4	3.4		2.4	3.4		V
\/	Any output except G	V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
Vol	G	V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.4	0.5		0.4	0.5	V
ЮН	A = B	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			0.1			0.1	mA
	M input					0.1			0.1	
ı.	Any A or B input		VI = 7 V			0.3			0.3	mA
1	Any S input	V _{CC} = 5.5 V,	v = r v			0.4			0.4	mA
	Carry input	1				0.6			0.6	
	M input		V _I = 2.7 V			20			20	
	Any A or B input					60			60	
IН	Any S input	V _{CC} = 5.5 V,				80			80	μA
	Carry input	1				120			120	
	M input					-0.5			-0.5	
ı	Any A or B input		VI = 0.4 V			-1.5			-1.5	mA
ΙIL	Any S input	V _{CC} = 5.5 V,	v] = 0.4 v			-2			-2	mA
	Carry input	1				-3			-3	
10‡	All outputs except A = B and \overline{G}	V _{CC} = 5.5 V,	V _O = 2.25 V	-30	-45	-112	-30	-45	-112	mA
	G	1		-30		-125	-30		-125	
ICC	•	V _{CC} = 5.5 V			74	117		74	117	mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, I_{OS}.



SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	C R T	CC = 4.5 L = 50 L = 500 A = MIN S181B	οF, Ω,		UNIT
				MIN	MAX	MIN	MAX	
^t PLH	<u> </u>	<u> </u>		3	9	3	8.5	ns
tPHL	C _n	с _{n + 4}		2	7	2	6.5	115
^t PLH	Any		M = 0 V, S1 = S2 = 0 V,	3.5	13	3.5	12	
^t PHL	A or B	C _{n + 4}	S0 = S3 = 4.5 V (SUM mode)	3.5	12.5	3.5	12	ns
^t PLH	Any	C _{n + 4}	M = 0 V, S0 = S3 = 0 V,	5	14.5	5	13	ns
^t PHL	A or B	⊂n + 4	S1 = S2 = 4.5 V (DIFF mode)	5	13.5	5	12.5	115
^t PLH	Cn	Any F	M = 0 V (SUM or DIFF mode)	3	10.5	3	9	ns
^t PHL				3	8	3	7.5	115
^t PLH	Any	G	M = 0 V, S1 = S2 = 0 V,	3	8.5	3	8	ns
^t PHL	A or B	U	S0 = S3 = 4.5 V (SUM mode)	2	7	2	6	115
^t PLH	Any	G	M = 0 V, S0 = S3 = 0 V,	3	10.5	3	9.5	ns
^t PHL	A or B	G	S1 = S2 = 4.5 V (DIFF mode)	2	9	2	7	115
^t PLH	Any	P	M = 0 V, S1 = S2 = 0 V,	3	8.5	3	7.5	ns
^t PHL	A or B		S0 = S3 = 4.5 V (SUM mode)	2	7.5	2	6	15
^t PLH	Any	P	M = 0 V, S0 = S3 = 0 V,	3	10.5	3	9	ns
^t PHL	A or B		S1 = S2 = 4.5 V (DIFF mode)	3	8.5	3	8	10
^t PLH	Ai or	Fi	M = 0 V, S1 = S2 = 0 V,	3	11	3	9.5	ns
^t PHL	Bi		S0 = S3 = 4.5 V (SUM mode)	3	9	3	7.5	
^t PLH	Ai or	Fi	M = 0 V, S0 = S3 = 0 V,	3	12	3	10.5	ns
^t PHL	Bi		S1 = S2 = 4.5 V (DIFF mode)	3	11	3	9.5	
^t PLH	Any	Any F	M = 0 V, S1 = S2 = 0 V,	3	13.5	3	12	ns
^t PHL	A or B	,, .	S0 = S3 = 4.5 V (SUM mode)	3	13	3	11.5	
^t PLH	Any	Any F	M = 0 V, S0 = S3 = 0 V,	3	16	3	14.5	ns
^t PHL	A or B	,, ,	S1 = S2 = 4.5 V (DIFF mode)	3	13	3	12.5	110
^t PLH	Ai or Bi	Fi	M = 4.5 V (LOGIC mode)	3	12.5	3	11	ns
^t PHL				3	10	3	9.5	
^t PLH	Any	A = B	M = 0 V, S0 = S3 = 0 V,	4	19	4	17	ns
^t PHL	A or B		S1 = S2 = 4.5 V (DIFF mode)	5	18.5	5	15	



SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

PARAMETER MEASUREMENT INFORMATION

	FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V											
	INPUT	OTHER INPL	IT SAME BIT	OTHER DA	TA INPUTS	OUTPUT	OUTPUT					
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	UNDER	WAVEFORM					
	TEST	4.5 V	GND	4.5 V	GND	TEST	(SEE NOTE 1)					
^t PLH	Ai	Bi	None	Remaining	C _n	Fi	In-Phase					
^t PHL		Ы	None	\overline{A} and \overline{B}	on	• •	in nase					
^t PLH	Bi	Ai	None	Remaining	C	Fi	In-Phase					
^t PHL	DI	AI	None	A and B	с _п	ΓI	III-Fliase					
^t PLH	Ai	Bi	None	None	Remaining	P	In Dhasa					
^t PHL	AI	ы	None	None	A and B, C _n	Р	In-Phase					
^t PLH	Bi	Āi	None	None	Remaining	P	In-Phase					
^t PHL	DI	AI	None	none	A and B, C _n	P	in-Phase					
^t PLH	Ai	None	Bi	Remaining	Remaining	G	In-Phase					
^t PHL	AI	None	ы	B	Ā, C _n	0	III-Fliase					
^t PLH	Bi	None	Āi	Remaining	Remaining	G	In-Phase					
^t PHL	Ы	None		B	Ā, C _n	-	III-I Hase					
^t PLH	Cn	None	None	All Ā	All B	Any F	In-Phase					
^t PHL	on	None	None			or C _{n + 4}	in in hase					
^t PLH	Āi	None	Bi	Remaining	Remaining	C _{n + 4}	Out-of-Phase					
^t PHL		None	Ы	В	Ā, C _n	∽n + 4						
^t PLH	Bi	None	Āi	Remaining	Remaining	<u> </u>	Out-of-Phase					
^t PHL	DI	none	AI	В	Ā, C _n	C _{n + 4}	Out-oi-Phase					

SUM MODE TEST TABLE FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V



SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V												
	INPUT	OTHER INPL	IT SAME BIT	OTHER DA	TA INPUTS	OUTPUT	OUTPUT					
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	UNDER	WAVEFORM					
	TEST	4.5 V	GND	4.5 V	GND	TEST	(SEE NOTE 1)					
tPLH	Āi	None	Bi	Domoining A	Remaining	Fi	h. Dhasa					
^t PHL	, ,		ы	Remaining A	B, C _n	FI	In-Phase					
^t PLH	Bi	Āi	None	Remaining A	Remaining	Fi	Out-of-Phase					
^t PHL				Remaining A	B, C _n							
^t PLH	Āi	None	Bi	None	Remaining	P	In-Phase					
^t PHL			5		\overline{A} and \overline{B} , C_n		in i nasc					
^t PLH	Bi	Āi	None	None	Remaining	P	Out-of-Phase					
^t PHL	5				\overline{A} and \overline{B} , C _n							
^t PLH	Āi	Bi	None	None	Remaining	G	In-Phase					
^t PHL					\overline{A} and \overline{B} , C_n	-						
^t PLH	Bi	None	Āi	None	Remaining	G	Out-of-Phase					
^t PHL			,		\overline{A} and \overline{B} , C_n	-						
^t PLH	Āi	None	Bi	Remaining A	Remaining	A = B	In-Phase					
^t PHL					B, C _n							
^t PLH	Bi	Āi	None	Remaining A	Remaining	A = B	Out-of-Phase					
^t PHL					B, C _n	-						
tPLH	Cn	None	None	All \overline{A} and \overline{B}	None	$C_{n + 4}$	In-Phase					
^t PHL	- 11					or any F						
^t PLH	Āi	Bi	None	None	Remaining	C _{n + 4}	Out-of-Phase					
^t PHL					Ā, B, C _n	- 11 7 9						
^t PLH	Bi	None	Āi	None	Remaining	C _{n + 4}	In-Phase					
^t PHL					Ā, Ē, C _n							

PARAMETER MEASUREMENT INFORMATION

DIFF MODE TEST TABLE



SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

PARAMETER MEASUREMENT INFORMATION

FUNCTION INPUTS: $S1 = S2 = M = 4.5 V$, $S0 = S3 = 0 V$								
INPUT		OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT	
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	UNDER	WAVEFORM	
	TEST	4.5 V	GND	GND	4.5 V	TEST	(see Note 1)	
^t PLH	Āi	Bi	None	None	Remaining	Fi	Out-of-Phase	
^t PHL	74	5	None	None	A and B, C _n	••	Out of Thase	
^t PLH	Bi	Āi	None	None	Remaining	Fi	Out-of-Phase	
^t PHL	d		None	None	\overline{A} and \overline{B} , C_n	11	Out of a flase	

LOGIC MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

INPUT BITS EQUAL/NOT EQUAL TEST TABLE FUNCTION INPUTS: S0 = S3 = M = 4.5 V, S1 = S2 = 0 V

	INPUT	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	UNDER	WAVEFORM
	TEST	4.5 V	GND	4.5 V	GND	TEST	(SEE NOTE 1)
^t PLH	Āi	Bi	None	Remaining	None	P	Out-of-Phase
^t PHL				A and B, C _n			
^t PLH	Bi	Āi	None	Remaining	None	P	Out-of-Phase
^t PHL				A and B, C _n			
^t PLH	Āi	None	Bi	Remaining A and B, C _n	None	P	In-Phase
^t PHL	Āi	None	Bi	Remaining A and B, C _n	None	P	In-Phase
^t PLH	Bi	None	Āi	Remaining A and B, C _n	None	P	In-Phase
^t PHL	Bi	None	Āi	Remaining A and B, C _n	None	P	In-Phase
^t PLH	Āi	Bi	None	Remaining	None	C _{n + 4}	In-Phase
^t PHL		51	Hono	A and B, C _n	None		
^t PLH	Bi	Āi	None	Remaining	None	C _{n + 4}	In-Phase
^t PHL	Ы		None	\overline{A} and \overline{B} , C_n	None	⊖n + 4	in i hase
^t PLH	Āi	None	Bi	Remaining	None	C _{n + 4}	Out-of-Phase
^t PHL				A and B, C _n		~11 + 4	
^t PLH	Bi	None	Āi	Remaining	None	C _{n + 4}	Out-of-Phase
^t PHL				\overline{A} and \overline{B} , C_n		VII + 4	

INPUT PAIRS HIGH/NOT HIGH TEST TABLE FUNCTION INPUTS: S2 = M = 4.5 V, S0 = S1 = S3 = 0 V

	INPUT	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	UNDER	WAVEFORM
	TEST	4.5 V	GND	4.5 V	GND	TEST	(SEE NOTE 1)
^t PLH	Āi	Bi	None	Remaining	Remaining	P	In-Phase
^t PHL	7.4	5	Homo	Ā, C _n	В	•	in Thate
^t PLH	Bi	Āi	None	Remaining	Remaining	P	In-Phase
^t PHL	Ы	74	None	B, C _n	Ā	Г	In-Phase
^t PLH	Āi	Bi	None	Remaining	Remaining	C ,	Out-of-Phase
^t PHL	Ai	ы	None	Ā, C _n	B	C _{n + 4}	Out-oi-Phase
^t PLH	Bi	Ai	Nama	Remaining	Remaining	C i	Out of Dhoop
^t PHL	Ы		None	B, C _n	Ā	C _{n + 4}	Out-of-Phase



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated