SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS


SDAS084B – APRIL 1982 – REVISED DECEMBER 1994

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These devices contain four independent 2-input positive-AND gates. They perform the Boolean functions $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ in positive logic. The open-collector outputs require pullup resistors to perform correctly. These outputs may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.


The SN54ALS09 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS09 is characterized for operation from 0°C to 70°C.



L

L

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for the D, J, and N packages.

Х

SN54ALSO SN74ALSO9 . (T		
1A [$1 \qquad 14$] V _{CC}
1B []	2 13] 4B


1Y [2A [2B [2Y [3	12] 4A] 4Y
2A [4	11] 4Y
2B [5	10] 3B] 3A
2Y [6	9] 3A
GND [7	8] 3Y

SN54ALS09 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic diagram (positive logic)



SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

SDAS084B - APRIL 1982 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} Input voltage, V _I	
Off-state output voltage	
Operating free-air temperature range, T _A : SN54ALS09	
SN74ALS09	
Storage temperature range	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS09		SN74ALS09			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
VOH	High-level output voltage			5.5			5.5	V
IOL	Low-level output current			4			8	mA
Т _А	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS		SN	SN54ALS09			SN74ALS09			
PARAMETER		TEST CONDITIONS		TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lı = -18 mA			-1.5			-1.5	V
		$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	v
V_{OL} $V_{CC} = 4.5 V$	I _{OL} = 8 mA					0.35	0.5	v	
lj	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
IН	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
١ _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
ЮН	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			0.1			0.1	mA
Іссн	V _{CC} = 5.5 V,	V _I = 4.5 V		1.35	2.4		1.35	2.4	mA
ICCL	V _{CC} = 5.5 V,	$V_{I} = 0$		2.2	4		2.2	4	mA

[‡] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (оитрит)	$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_{L} = 50 \text{ pF},$ $R_{L} = 2 \text{ k}\Omega,$ $T_{A} = \text{MIN to MAX}$				UNIT
			SN54A	LS09	SN74A	LS09	
			MIN	MAX	MIN	MAX	
^t PLH	A or B	Y	20	69	23	54	ns
^t PHL	AUB		5	23	5	15	115


§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS


SDAS084B - APRIL 1982 - REVISED DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated