SN54ALS33A, SN74ALS33A **QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS** WITH OPEN-COLLECTOR OUTPUTS

SDAS034B - APRIL 1982 - REVISED DECEMBER 1994

Package Options Include Plastic • Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These devices contain four independent 2-input positive-NOR buffers with open-collector outputs. Open-collector outputs require resistive pullup to perform correctly. They can deliver higher VOH levels and commonly are used in wired-AND applications. These devices perform the Boolean functions $Y = \overline{A} \bullet \overline{B}$ or $Y = \overline{A + B}$ in positive logic.

The SN54ALS33A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS33A is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)							
INP	UTS	OUTPUT					
Α	В	Y					
Н	Х	L					
Х	н	L					
L	L	Н					

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.


SN54ALS33A J PACKAGE SN74ALS33A D OR N PACKAGE (TOP VIEW)								
1Y [14	V _{CC}					
1A [13	4Y					
1B [12	4B					
2Y [11	4A					
2A [10	3Y					
2B [9	3B					
GND [8	3A					

SN54ALS33A ... FK PACKAGE (TOP VIEW)



NC - No internal connection

logic diagram (positive logic)



SN54ALS33A, SN74ALS33A QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SDAS034B - APRIL 1982 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} Input voltage, V _I	
Off-state output voltage	
Operating free-air temperature range, T _A : SN54ALS33A	
SN74ALS33A	0°C to 70°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS33A		SN74ALS33A			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
VOH	High-level output voltage			5.5			5.5	V
IOL	Low-level output current			12			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	тес	TEST CONDITIONS		SN54ALS33A			SN74ALS33A		
PARAMETER	FARAWETER TEST CONDITIONS		MIN	түр‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lı = –18 mA			-1.5			-1.5	V
Vol		I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL	V _{CC} = 4.5 V	I _{OL} = 24 mA					0.35	0.5	v
lj	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
ЧΗ	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
١ _{IL}	V _{CC} = 5.5 V,	$V_{I} = 0.4 V$			-0.1			-0.1	mA
IОН	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			0.1			0.1	mA
ICCH	V _{CC} = 5.5 V,	$V_{I} = 0$		1.7	2.8		1.7	2.8	mA
ICCL	V _{CC} = 5.5 V,	V _I = 4.5 V		5.6	9		5.6	9	mA

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	то (оитрит)	CL RL TA	= 50 pF = 680 Ω = MIN t			UNIT
			SN54A MIN	MAX	MIN	MAX	
^t PLH	A or B	V	10	59	10	33	
^t PHL		Ť	2	18	2	12	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN54ALS33A, SN74ALS33A QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS WITH OPEN-COLLECTOR OUTPUTS SDAS034B – APRIL 1982 – REVISED DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated