SDAS027B - APRIL 1984 - REVISED JANUARY 1995

DW OR N PACKAGE (TOP VIEW)	
1D [2 19] 1Q	
2D 🛛 3 18 🗋 2Q	
3D 4 17 3Q	
3 6 7	
3 6	
7D [8 13] 7Q	
8D 🛛 9 12 🗋 8Q	
GND 10 11 LE	
	(TOP VIEW) OERB [1 20] V _{CC} 1D [2 19] 1Q 2D [3 18] 2Q 3D [4 17] 3Q 4D [5 16] 4Q 5D [6 15] 5Q 6D [7 14] 6Q 7D [8 13] 7Q 8D [9 12] 8Q


The eight latches are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs.

Read back is provided through the output-enable (OERB) input. When OERB is taken low, the data present at the output of the data latches is allowed to pass back onto the input data bus. When OERB is taken high, the output of the data latches is isolated from the D inputs. OERB does not affect the internal operation of the latches; however, precautions should be taken not to create a bus conflict.

The SN74ALS990 is characterized for operation from 0°C to 70°C.

logic symbol[†]


d



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


SDAS027B - APRIL 1984 - REVISED JANUARY 1995

logic diagram (positive logic)



To Seven Other Channels

timing diagram



[†] This setup time ensures that the read-back circuit will not create a conflict on the input data bus.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V _I (OERB and LE)	
Voltage applied to D inputs	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	. −65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS027B - APRIL 1984 - REVISED JANUARY 1995

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	CC Supply voltage			5	5.5	V
VIH	High-level input voltage	evel input voltage				V
VIL	Low-level input voltage	le			0.8	V
lau	High-level output current	Q			-2.6	mA
ЮН		D			-0.4	
lai	Low-level output current	Q			24	24 mA
IOL		D			8	ША
tw	Pulse duration, LE high					ns
t _{su}	Setup time	Data before LE \downarrow	10			ns
		Data before OERB↓	10			
t _h	Hold time, data after LE \downarrow		5			ns
ТА	Operating free-air temperature		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lı = – 18 mA			-1.2	V
V _{OH}	All outputs	V _{CC} = 4.5 V to 5.5 V,	I _{OH} = - 0.4 mA	V _{CC} -2	2		v
	Q	V _{CC} = 4.5 V,	I _{OH} = - 2.6 mA	2.4	3.2		v
	D V _{CC} = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		
Ve		V _{CC} = 4.5 V	I _{OL} = 8 mA		0.35	0.5	v
VOL			I _{OL} = 12 mA		0.25	0.4	v
	Q	V _{CC} = 4.5 V	I _{OL} = 24 mA		0.35	0.5	
1.	OERB, LE		VI = 5.5 V			0.1	mA
1	D inputs	V _{CC} = 5.5 V	V _I = 7 V			0.1	ША
١н	OERB, LE					20	۵
	D inputs‡	V _{CC} = 5.5 V,	V _I = 27.7′ v	V = 2.7 V			20
۱L	OERB, LE					-0.1	~
	D inputs [‡]	V _{CC} = 5.5 V,	V _I =0!4′ v			-0.1	mA
۱ ₀ §		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
1		<u>V_{CC} =</u> 5.5 V,	Outputs high		27	50	mA
lcc		OERB high	Outputs low		40	70	ШA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 \ddagger For I/O ports (QA thru QH), the parameters IIH and IIL include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS027B - APRIL 1984 - REVISED JANUARY 1995


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF T _A = MIN t	$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_L = 50 \text{ pF},$ $T_A = \text{MIN to MAX}^{\dagger}$	
			MIN	MAX	
^t PLH	D		4	17	20
^t PHL		Q	5	24	ns
^t PLH	LE		6	26	ns
^t PHL		Q	8	26	115
ten‡	OERB	D	4	21	ns
t _{dis} §	OERB	D	4	19	ns

t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. t ten = tPZH or tPZL \$ tdis = tPHZ or tPLZ



SDAS027B - APRIL 1984 - REVISED JANUARY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. All input pulses have the following characteristics: PRR ≤ 1 MHz, t_f = t_f = 2 ns, duty cycle = 50%.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated