SN54AS825A, SN74AS825A
8-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SDAS020B – JUNE 1984 – REVISED AUGUST 1995

- **Functionally Equivalent to AMD's AM29825**
- **Improved I_{OH} Specifications**
- **Multiple Output Enables Allow Multiuser Control of the Interface**
- **Outputs Have Undershoot-Protection Circuitry**
- **Power-Up High-Impedance State**
- **Buffered Control Inputs Reduce dc Loading Effects**
- **Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs**

description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing multiuser registers, I/O ports, bidirectional bus drivers, and working registers.

With the clock-enable ($\overline{\text{CLKEN}}$) input low, the eight D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock (CLK) input. Taking $\overline{\text{CLKEN}}$ high disables the clock buffer, latching the outputs. These devices have noninverting data (D) inputs. Taking the clear ($\overline{\text{CLR}}$) input low causes the eight Q outputs to go low independently of the clock.

Multiuser buffered output-enable ($\overline{\text{OE1}}$, $\overline{\text{OE2}}$, and $\overline{\text{OE3}}$) inputs can be used to place the eight outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

The output enables do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AS825A is characterized for operation over the full military temperature range of −55°C to 125°C. The SN74AS825A is characterized for operation from 0°C to 70°C.

SN54AS825A . . . JT PACKAGE
SN74AS825A . . . DW OR NT PACKAGE
(TOP VIEW)

$\overline{\text{OE1}}$	1	24	V_{CC}
$\overline{\text{OE2}}$	2	23	$\overline{\text{OE3}}$
1D	3	22	1Q
2D	4	21	2Q
3D	5	20	3Q
4D	6	19	4Q
5D	7	18	5Q
6D	8	17	6Q
7D	9	16	7Q
8D	10	15	8Q
$\overline{\text{CLR}}$	11	14	$\overline{\text{CLKEN}}$
GND	12	13	CLK

SN54AS825A . . . FK PACKAGE
(TOP VIEW)

Top pins (left to right): 1D, $\overline{\text{OE2}}$, $\overline{\text{OE1}}$, NC, V_{CC}, $\overline{\text{OE3}}$, 1Q (pins 4 3 2 1 28 27 26)

Left side (top to bottom): 2D (5), 3D (6), 4D (7), NC (8), 5D (9), 6D (10), 7D (11)

Right side (top to bottom): 2Q (25), 3Q (24), 4Q (23), NC (22), 5Q (21), 6Q (20), 7Q (19)

Bottom pins (left to right): 8D (12), $\overline{\text{CLR}}$ (13), GND (14), NC (15), CLK (16), $\overline{\text{CLKEN}}$ (17), 8Q (18)

NC – No internal connection

Copyright © 1995, Texas Instruments Incorporated

TEXAS INSTRUMENTS

FUNCTION TABLE
(each flip-flop)

INPUTS					OUTPUT
$\overline{OE}$†	$\overline{CLR}$	$\overline{CLKEN}$	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	X	X	Q_0
H	X	X	X	X	Z

† $\overline{OE}$ = H if any of $\overline{OE1}$, $\overline{OE2}$, or $\overline{OE3}$ are high.
$\overline{OE}$ = L if all of $\overline{OE1}$, $\overline{OE2}$, or $\overline{OE3}$ are low.

logic symbol‡

‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)

To Seven Other Channels

Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} .... 7 V
Input voltage, V_I .... 7 V
Voltage applied to a disabled 3-state output .... 5.5 V
Operating free-air temperature range, T_A: SN54AS825A .... −55°C to 125°C
SN74AS825A .... 0°C to 70°C
Storage temperature range .... −65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54AS825A			SN74AS825A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage		2			2			V
V_{IL}	Low-level input voltage				0.7			0.8	V
I_{OH}	High-level output current				−24			−24	mA
I_{OL}	Low-level output current				32			48	mA
t_w*	Pulse duration	$\overline{CLR}$ low	7			4			ns
		CLK high or low	9.5			8			
t_{su}*	Setup time before CLK↑	$\overline{CLR}$ inactive	8			8			ns
		Data	7			6			
		$\overline{CLKEN}$ high or low	10			6			
t_h*	Hold time after CLK↑	$\overline{CLKEN}$ low or data	0			0			ns
T_A	Operating free-air temperature		−55		125	0		70	°C

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54AS825A			SN74AS825A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	V_{CC} = 4.5 V,	I_I = −18 mA			−1.2			−1.2	V
V_{OH}	V_{CC} = 4.5 V to 5.5 V,	I_{OH} = −2 mA	V_{CC}−2			V_{CC}−2			V
	V_{CC} = 4.5 V	I_{OH} = −15 mA	2.4	3.2		2.4	3.2		
		I_{OH} = −24 mA	2			2			
V_{OL}	V_{CC} = 4.5 V	I_{OL} = 32 mA		0.3	0.5				V
		I_{OL} = 48 mA					0.35	0.5	
I_{OZH}	V_{CC} = 5.5 V,	V_O = 2.7 V			50			50	μA
I_{OZL}	V_{CC} = 5.5 V,	V_I = 0.4 V			−50			−50	μA
I_I	V_{CC} = 5.5 V,	V_I = 7 V			0.1			0.1	mA
I_{IH}	V_{CC} = 5.5 V,	V_I = 2.7 V			20			20	μA
I_{IL}	V_{CC} = 5.5 V,	V_I = 0.4 V			−0.5			−0.5	mA
I_O‡	V_{CC} = 5.5 V,	V_O = 2.25 V	−30		−112	−30		−112	mA
I_{CC}	V_{CC} = 5.5 V	Outputs high		45	73		45	73	mA
		Outputs low		56	90		56	90	
		Outputs disabled		59	95		59	95	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T_A = MIN to MAX[†]				UNIT
			SN54AS825A		**SN74AS825A**		
			MIN	MAX	MIN	MAX	
t_{PLH}	CLK	Any Q	3.5	9	3.5	7.5	ns
t_{PHL}			3.5	13.5	3.5	13	
t_{PHL}	$\overline{CLR}$	Any Q	3.5	16.5	3.5	15.5	ns
t_{PZH}	$\overline{OE}$	Any Q	4	12	4	11	ns
t_{PZL}			4	13	4	12	
t_{PHZ}	$\overline{OE}$	Any Q	1	10	1.5	8	ns
t_{PLZ}			1	10	1.5	8	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES

LOAD CIRCUIT FOR
BI-STATE
TOTEM-POLE OUTPUTS

LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS

LOAD CIRCUIT
FOR 3-STATE OUTPUTS

VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS
PULSE DURATIONS

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

NOTES: A. C_L includes probe and jig capacitance.
          B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
             Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
          C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
          D. All input pulses have the following characteristics: PRR ≤ 1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
          E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.