SDAS012C - JUNE 1982 - REVISED JANUARY 1995

- 16-Bit Address Comparator With Enable
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs

description

This 16-bit address comparator simplifies addressing of memory boards and/or other peripheral devices. The four P inputs are normally hardwired with a preprogrammed address. An internal decoder determines what input information applied to the A inputs must be low or high to cause a low state at the Y output. For example, a positive-logic bit combination of 0111 (decimal 7) at the P input determines that inputs A1 through A7 must be low and that inputs A8 through A16 must be high to cause the output to go low. Equality of the address applied at the A inputs to the preprogrammed address is indicated by the output being low.

(TOP VIEW)									
A1	d	1	U	24	v _{cc}				
A2	D	2		23] <u>G</u>				
А3	Ц	3		22] Y				
A4		4		21] P3				
A5		5		20] P2				
A6		6		19] P1				
A7		7		18] P0				
A8	Ц	8		17	A16				
A9	Ц	9		16	A15				
A10	Ц	10		15	A14				
A11	Ц	11		14	A13				
GND	Ц	12		13	A12				

DW OR NT PACKAGE


This device features an enable (\overline{G}) input. When \overline{G} is low, the device is enabled. When \overline{G} is high, the device is disabled and the output is high, regardless of the A and P inputs.

The SN74ALS677A is characterized for operation from 0°C to 70°C.

FUNCTION TABLE


	INPUTS										OUTDUT										
G	P3	P2	P1	P0	A 1	A2	А3	A4	A5	A6	Α7	A8	Α9	A10	A11	A12	A13	A14	A15	A16	OUTPUT
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	L	L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	L	L	Н	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	L	Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	L	Н	L	Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	L	Н	Н	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	L	Н	Н	Н	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Н	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L
L	н	L	L	Н	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	L
L	Н	L	Н	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	L
L	Н	L	Н	Н	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	L
L	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	L
L	Н	Н	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	L
L	н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	Н	L
L	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L
L	L All other combinations											Н									
Н	H Any combination												Н								

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SDAS012C - JUNE 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} 7 V Storage temperature range –65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
IOH	High-level output current			-2.6	mA
l _{OL}	Low-level output current			24	mA
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	ITIONS	MIN	TYP [‡]	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	I _I = –18 mA			-1.2	V
Vou	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V
Voн	$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$	2.4	3.2		V
\/-·	V45V	I _{OL} = 12 mA		0.25	0.4	V
VOL	$V_{CC} = 4.5 \text{ V}$	I _{OL} = 24 mA		0.35	0.5	
I _I	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1	mA
lін	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20	μΑ
IIL	$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.1	mA
IO§	$V_{CC} = 5.5 V$,	V _O = 2.25 V	-30		-112	mA
Icc	V _{CC} = 5.5 V			21	33	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF R _L = 500 Ω T _A = MIN to	UNIT	
			MIN	MAX	
tPLH	Any P	V	4	25	ns
^t PHL	Ally F	Y	8	38	
^t PLH	- Any A	V	5	22	ns
^t PHL		Y	5	30	115
t _{PLH}	G	~	3	13	ns
^t PHL		1	5	35	115

[¶] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

APPLICATION INFORMATION

The SN74ALS677A can be wired to recognize any one of 2¹⁶ addresses. The number of lows in the address determines the input pattern for the P inputs. Those system address lines that are low in the address to be recognized are connected to the lowest-numbered A inputs of the address comparator. The system address lines that are high are connected to the highest-numbered A inputs.

For example, assume the comparator is to enable a device when the 16-bit system address is:

Because the address contains six lows and ten highs, the following connections are made:

- P3 to 0 V, P2 to V_{CC}, P1 to V_{CC}, and P0 to 0 V
- System address lines A13, A12, A9, A8, A5, and A4 to comparator inputs A1 through A6 in any convenient order
- The remaining ten system address lines to comparator inputs A7 through A16 in any convenient order. The output provides an active-low enabling signal.

Figure 1 shows a modulo-N synchronous counter. The 'ALS163B provides a low-level clear signal when N = FEFF₁₆.





Figure 1. Modulo-N Synchronous Counter

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - All input pulses have the following characteristics: PRR \leq 1 MHz, $t_{\Gamma} = t_{f} = 2$ ns, duty cycle = 50%.
 - The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated