Nonvolatile Memory 8-Kbit E²PROM with I²C Bus and Write Protection

SDA 3586-5 MOS IC

Features

- Word-organized programmable nonvolatile memory in n-channel floating-gate technology (E²PROM)
- 1024 × 8-bit organization
- Supply voltage 5 V
- Serial 2-line bus for data input and output (I²C Bus)
- Reprogramming mode, 10 ms erase / write cycle
- Reprogramming by means of on-chip control (without external control)
- Check for end of programming process
- Data retention > 10 years
- More than 10⁵ reprogramming cycles per address
- Write protection mode



Туре	Ordering Code	Package	Pin Configuration
SDA 3586-5	Q67100-H5102	P-DIP-8-4	SIEMENS

Circuit Description

I²C Bus Interface

The I²C Bus is a bidirectional 2-line bus for the transfer of data between various integrated circuits. It consists of a serial data line SDA and a serial clock line SCL. The data line requires an external pull-up resistor to V_{CC} (open drain output stage).

The possible operational states of the I^2C Bus are shown in **figure 1**. In the quiescent state, both lines SDA and SCL are high, i.e. the output stage of the data line is disabled. As long as SCL remains "1", information changes on the data bus indicate the start or the end of data transfer between two components.

The transition on SDA from "1" to "0" is a start condition, the transition from "0" to "1" is a stop condition. During a data transfer the information on the data bus will only change while the clock line SCL is "0". The information on SDA is valid as long as SCL is "1".

In conjunction with an I²C Bus system, the memory component can operate as a receiver and as a transmitter (slave receiver or slave transmitter). Between a start and stop condition, information is always transmitted in byte-organized form. Between the falling edge of the eighth clock pulse and a ninth acknowledge clock pulse, the memory component sets the SDA-line to low as a confirmation of reception, if the chip select conditions have been met. During the output of data, the data output of the memory is high in impedance during the ninth clock pulse (acknowledge master).

The necessary temporary signal function for the operation of the I²C Bus is shown in figure 2.

8235605 0089021679 🎟

Control Functions of the I²C Bus

The memory component is controlled by the controller (master) via the I²C Bus in two operating modes: read-out cycle, and reprogramming cycle, including erase and write to a memory address. In both operating modes, the controller, as transmitter, has to provide 3 bytes and an additional acknowledge clock pulse to the bus after the start condition. During a memory read, at least nine additional clock pulses are required to accept the data from the memory and the acknowledge master, before the stop condition may follow. In the case of programming, the active programming process is only started by the stop condition after data input (see figure 3).

The chip select word contains the chip select bit CS, thus allows 2 memory chips to be connected in parallel. Chip select is achieved when the three control bits logically correspond to the selected conditions at the select inputs.

By means of the bit "Chip Select" CS/E the two bits A8 and A9 (MSB of the chip address) are programmed.

Check for End of Programming or Abortion of Programming Process

If the chip is addressed during active reprogramming by entering CS/E, the programming process is terminated. If, however, it is addressed by entering CS/A, the entry will be ignored. Only after programming has been terminated will the chip respond to CS/A. This allows the user to check whether the end of the programming process has been reached (**see figure 3**).

Memory Read

After the input of the first two control words CS/E and WA, a resetting of the start condition and the input of the third control word CS/A, the memory is set ready to read. During acknowledge clock nine, the memory information is transferred in parallel mode to the shift register. Subsequent to the falling edge of the acknowledge clock, the data output is low impedance and the first data bit can be sampled (**see figure 4**).

With every shift clock, an additional bit reaches the output. After reading a byte, the internal address counter is automatically incremented when the master receiver switches the data line to "low" during the ninth clock (acknowledge master). Any number of memory locations can thus be read one after the other. At address 1024, an overflow to address 0 is initiated. With the stop condition, the data output returns to high-impedance mode. The internal sequence control of the memory component is reset from the read to the quiescent state with the stop condition.

🖿 8235605 0089022 535 🖿

Memory Reprogramming

The reprogramming cycle of a memory word comprises an erase and a subsequent write process. During erase, all eight bits of the selected word are set into the "1" state. During write, "0" states are generated according to the information in the internal data register, i.e. according to the third input control word. After the 27th and last clock of the control word input, the active programming process is started by the stop condition. The active reprogramming process is executed under on-chip control.

The time required for reprogramming depends on component deviation and data patterns. Therefore, with rated supply voltage, the erase/write process extends over max. 20 ms, or more typically, 10 ms. In the case of data word input without write request (write request is defined as data bit in data register set to "0"), the write process is suppressed and the programming time is shortened. During a subsequent programming of an already erased memory address, the erase process is suppressed again, so that the reprogramming time is also shortened.

Important: Switch-On Mode and Chip Reset

After the supply voltage V_{CC} has been connected, the data output will be in high-impedance mode. As a rule, **the first operating mode** to be entered, should be the **read process of a word address**. As a result of the built-in "power-on reset" circuit, programming requests will not be accepted immediately after the supply voltage has been switched on.

Total Erase

Enter the control word CS/E, load the address register with address 0 and the data register with FF (hex) to erase the entire contents of the memory. Switch input CS2 to "open" immediately prior to generating the stop condition. The subsequent stop condition triggers a total erase. Upon termination of "total erase", CS2 must be reconnected to 0 V.

Write Protection Mode

When pin 2 is not connected, i. e. when CS0 is floating, this means that:

- 1) memory reprogramming is disabled.
- 2) the chip can only be addressed with chip select bit CS0 = 0 of control word CS/E or CS/A.

🖬 8235605 0089023 471 🎟

Pin Configuration

(top view)



.

Pin Definitions and Functions

Pin No.	Symbol	Function
1	V _{SS}	Ground
2	CS	Chip select $0 \le V_1 \le 0.2$ V; $4.5 \le V_1 \le V_{CC}$, open, programming disabled condition
3	TP1	to V _{SS}
4	TP2	0 V norm. operation, TP2 = 5 V total erase condition
5	SDA	Data line
6	SCL	Clock line
7	TP3	Open
8	V _{CC}	Supply voltage

8235605 0089024 308 🔳



Block Diagram

8235605 0089025 244 🛲

Semiconductor Group

Absolute Maximum Ratings

Parameter	Symbol	Lin	Unit	
		min.	max.	
Supply voltage	V _{CC}	- 0.3	6	V
Input voltage	VI	- 0.3	6	V
Power dissipation	PD		130	mV
Storage temperature	T _{stg}	- 40	125	Ĉ
Thermal resistance (system air)	R _{th SA}		100	K/W
Junction temperature	Tj		85	Ċ

Operating Range

Supply voltage	V _{CC}	4.75	5.25	V
Ambient temperature	T _A	0	70	Ĉ



Characteristics

*T*_A = 25 ℃

Parameter	Symbol		Limit Va	lues	Unit	Test Condition
		min.	typ.	max.		
Supply voltage	V _{CC}	4.75	5.0	5.25	٧	
Supply current	I _{CC}			20	mA	$V_{\rm CC}$ = 5.25 V

Inputs

Input voltages SDA/SCL	VIL		 1.5	V	
Input voltages SDA/SCL	V _{IH}	3.0	V _{CC}	V	
Input currents SDA/SCL	I _{IH}		10	μA	$V_{\rm IH} = V_{\rm CC}$

Outputs

Output current	SDA	I _{QL}		3.0	mA	$V_{\rm QL} = 0.4 \text{ V}$
Leakage current	SDA	I _{QH}		10	μA	$V_{\rm QH} = V_{\rm CCmax}$

Inputs

Input voltages CS/TP1/TP2	VIL			0.2	V	
Input voltages CS/TP1/TP2	VIH	4.5		V _{CC}	V	
Input currents CS/TP1/TP2	I _{IH}			100	μA	$V_{\rm CC} = 5.25 \rm V$
Clock frequency	f _{SCL}			100	kHz	
Reprogramming duration	t _{PROG}		10	20	ms	erase and write
Input capacity	Cl			10	pF	
Total erase	t _{GL}			20	ms	TP2 = 5 V

🔳 8235605 0089027 017 🛤

Diagrams



Semiconductor Group

78



Figure 2 Timing Conditions for the I²C Bus (high-speed mode)

Parameter	Symbol	Lin	Unit	
		min.	max.	1
Minimum time the bus must be free before a new transmission can start	t _{BUF}	4.7		μs
Start condition hold time	^t HD;STA	4.0		μs
Clock low period	t _{LOW}	4.7		μs
Clock high period	t _{HIGH}	4.0		μs
Start condition set-up time, only valid for repeated start code	t _{SU;STA}	4.7		μs
Data set-up time	t _{SU;DAT}	250		ns
Rise time of both the SDA and SCL line	t _R		1	μs
Fall time of both the SDA and SCL line	t _F		300	ns
Stop condition set-up time	t _{SU;STO}	4.7		μs
Hold time data	t _{HD;DAT}	0*)		

*) Note that a transmitter must internally provide at least a hold time to bridge the undefined region (max. 300 ns) of the falling edge of SCL.

8235605 0089029 99T I

Figure 3

Programming

Control word input



Figure 4

Read

Control word input read

a) complete (with word address input)



8235605 0089030 601 🎟

Control Word Table

Clock No.	1	2	3	4	5	6	7	8	9	(Acknowledge)
CS/E	1	0	1	0	CS2	CS1	CS	0	0	through memory
CS/A	1	0	1	0	CS2	CS1	CS	1	0	through memory
WA	A7	A6	A5	A4•	A3	A2	A1	A 0	0	through memory
DE	D7	D6	D5	D4	D3	D2	D1	D0	0	through memory
DA	D7	D6	D5	D4	D3	D2	D1	D0	0/1	through master

Control Word Input Key

CS/E	Chip select for data input into memory					
CS/A	Chip select for data output out of memory					
WA	Memory word address					
DE	Data word for memory					
DA	Data word read out of memory					
D0 to D7	Data bits					
ST	Start condition					
SP	Stop condition					
As	Acknowledge bit from memory					
Am	Acknowledge bit from master					
CS	Chip select bit					
A0 to A8	Memory word address bits					

🔳 8235605 008903l 548 📟

8235605 0089042 323 1

Package Outlines

3 Package Outlines

SIEMENS



-5.5.2⁻¹ -.neex Varking 1) Does not include plastic or metal protrusion of 0.15 max per side 2) Does not include dambar profrusion of 0.05 max, per side

Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device

Dimensions in mm

GPS05121

Semiconductor Group

92

Global PartnerChip for Systems on Silicon

(▲) Siemens AG Österreich Erdberger Lände 26 1030 Wien ☎ (01) 71711-5611 Fax (01) 71711-5973

(AUS)

B

Siemens Electronic Components Benelux Charleroisesteenweg 116/ Chaussée de Charleroi 116 **B-1060 Brussel/Bruxelles #** (+32) 2-536 23 48 Fax (+32) 2-536 25 7

BR

ICOTRON S.A. Indústria de Componentes Eletrônicos Avenida Mutinga, 3650-6^e andar **05150 São Paulo-SP ☎** (011) 8 33-22 11 **☎** 11-81 001 Fax (011) 8 31-40 06

(CDN)

Siemens Electric Ltd. Electronic Components Division 1180 Courtney Park Drive **Mississauga, Ontario L5T 1P2** (a) (416) 5641995 (a) (069) 68841 Fax (416) 670-6563

(CH)

ς.

Siemens-Albis AG Freilagerstraße 28 **8047 Zürich** (01) 4 95-31 11 (01) 823781-23 Fax (01) 4 95-50 50 **D** Siemens AG Salzufer 6–8 **10587 Berlin @** (030) 3993-2626

Siemens AG Lahnweg 10 **40219 Düsseldorf 2** (0211) 3 99-29 30 Fax (0211) 3 99-14 81

Fax (030) 39 93-24 90

Siemens AG Lindenplatz 2 20099 Hamburg (040) 28 89-27 85 Fax (040) 28 89-30 96

Siemens AG Werner-von-Siemens-Platz 1 30880 Laatzen (Hannover) @ (0511) 877-2222 Fax (0511) 877-2078

Siemens AG Balanstraße 73 81541 München (089) 4144-47 21 Fax (089) 4144-49 63

Siemens AG Halbleiter Distribution Richard-Strauss-Straße 76 81679 München @ (089) 92 21-3133 Fax (089) 92 21-20 71

Siemens AG Von-der-Tann-Straße 30 90439 Nürnberg (0911) 6 54-76 02 Fax (0911) 6 54-76 24

Siemens AG Weissacher Straße 11 70499 Stuttgart (0711) 1 37 28 64 Fax (0711) 1 37 24 48 **DK**

Siemens A/S Borupvang 3 2750 Ballerup 24477 4477 21258 222 Fax 4477 4017

Siemens S.A. Dpto. Componer

Dpto. Componentes Ronda de Europa, 3 28760 Tres Cantos-Madrid @ (01) 8 03 00 85 Fax (01) 8 03 39 26

F

Siemens S.A. 39/47, Bd. Ornano 93627 Saint-Denis CEDEX 2 @ (1) 49 22 3100 ⊠ 234 077 Fax (1) 49 22 3970

(GB)

Siemens plc Siemens House Oldbury Bracknell **Berkshire RG12 8FZ** @ (0344) 39 60 00 Fax (0344) 39 66 32

(GR)

Siemens AE Paradissou & Artemidos P.O.B. 61011 **15110 Amaroussio/Athen 12**(10) 686 4111 IS 216 292 Fax (01) 686 42 99

(HK)

Siemens Components Ltd 23/F., Tai Yau Building 181 Johnston Road, Wanchäi **Hong Kong** (# (852) 28 32 05 00 Fax (852) 28 27 84 21

■ 8235605 0089043 26T |

\bigcirc

Siemens S.p.A. Semiconductor Sales Via dei Valtorta, 48 **20127 Milano @** (02) 6676-1 Fax (02) 6676-4395

MD

Siemens Ltd. Head Office 134-A, Dr. Annie Besant Road, Worli P.O.B. 6597 **Bombay 400018** 1022) 4 93 87 86 1 175 142 Fax (022) 4 94 02 40

(RL)

Siemens Ltd. Electronic Components Division 8 Ragian Road **Dublin 4** ☎ (01) 6 68 47 27 ⊠ 93 744 Fax (01) 68 46 33

Ð

Fuji Electronic Components Ltd Shinjuku Koyama Bldg, 2F 30-3, 4-Chome Yoyogi, Shibuya-ku **Tokyo 151 @** (81) 3-53 88 65 25 Fax (81) 3-33 76 97 92

Siemens A/S Østre Aker vei 90 Postboks 10, Veitvet **0518 Oslo 5** ☎ (02) 63 30 00 1 78 477 Fax (02) 63 38 05

NL

Þ

Siemens S.A. Estrada Nacional 117, Km 2,6 Alfragide **2700 Amadora 10** (01) 4170011 Im 62 955 Fax (01) 417 2870

(PL)

Siemens Sp. z.o.o. ul. Stawki 2 POB 276 **00-950 Warszawa 26** 635 1619 **10** 825 554 Fax 6 35 52 38

RC

Tai Engineering Co., Ltd. 6th Fl., Central Building 108, Chung Shan North Road, Sec. 2 P.O. Box 68-1882 **Taipei 10449** ☎ (02) 5 23 47 00 ⊠ 27860 taiengco Fax (02) 5 3670 70

ROK

Siemens Ltd. Asia Tower Bidg, 10th floor 726 Yeoksam-dong, Kangnam-ku CPO Box 3001, Seoul 135-080 **Korea @** (822) 527-7740 Fax (822) 527-7779

RUS

Siemens AG 1. Donskoj pr., 2 **Moskva 117419** 12 (095) 2 37-64 76, -6911 12 414 385 Fax (095) 2 37-66 14

٩

Siemens Components Österögatan 1 Box 46 **S-164 93 Kista** (08) 7 03 35 00 (08) 7 03 35 00 (08) 7 03 35 01 Fax (08) 7 03 35 01

(SF)

Siemens Oy P.O.B. 60 **02601 Espoo 12** (0) 51051, **12** 124 465 Fax (0) 5105 23 98

(SGP)

Siemens Components Pte. Ltd. 166 Kallang Way **Singapore 1334** @ (65) 840 06 00 Fax (65) 742 10 80

TR

USA

Siemens Components, Inc. Integrated Circuit Division 10950 North Tantau Avenue **Cupertino, CA 95014** (408) 777-45 00 Fax (408) 777-49 77

ZA

Siemens Ltd. Siemens House, P.O.B. 4583 Johannesburg 2000 ∰ (011) 3151950 № 450091 Fax (011) 3151968

11/95

8235605 0089044 1T6