SN54AHC273, SN74AHC273

PRODUCT PREVIEW


- Operating Range 2-V to 5.5-V V_{CC}
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- Contain Eight Flip-Flops With Single-Rail Outputs
- Direct Clear Input
- Individual Data Input to Each Flip-Flop
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

SN54AHC273 . . . J OR W PACKAGE SN74AHC273 . . . DB, DGV, DW, N, OR PW PACKAGE (TOP VIEW)



SN54AHC273 . . . FK PACKAGE (TOP VIEW)



The SN54AHC273 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74AHC273 is characterized for operation from -40° C to 85 °C.

FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
CLR	CLK	Q	
L	Х	Х	L
Н	\uparrow	Н	Н
Н	\uparrow	L	L
Н	L	Χ	Q_0



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SCLS376 – JUNE 1997 logic symbol†


CLR CLK	1 11	R -> C1		
1D	3	10	2	1Q
2D	4		5	2Q
3D 4D	8		9	3Q 4Q
4D 5D	13		12	4Q 5Q
6D	14		15 16	6Q
7D	18	-	19	7Q
8D				8Q

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)		–20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CO}	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ _{JA} (see Note 2)	: DB package	115°C/W
•	DGV package	146°C/W
	DW package	97°C/W
	N package	67°C/W
	PW package	128°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

			SN54A	HC273	SN74A	HC273	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
VIН	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 2 V		0.5		0.5	
\vee_{IL}	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
٧ı	Input voltage	-	0	5.5	0	5.5	V
٧o	Output voltage		0	Vcc	0	Vcc	V
		V _{CC} = 2 V		-50		-50	μΑ
ІОН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	IIIA
		V _{CC} = 2 V		50		50	μΑ
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC} = 5 V \pm 0.5 V$		8		8	IIIA
A4/A>.	langet transition via a se fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	20//
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	ղ = 25°C	;	SN54AI	HC273	SN74AI	HC273	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		2 V	1.9			1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9			2.9		2.9		
Voн		4.5 V	4.4			4.4		4.4		V
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
	I _{OL} = 50 μA	2 V			0.1		0.1		0.1	
		3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
lj	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
C _i	$V_I = V_{CC}$ or GND	5 V		4	10				10	pF

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			$T_A = 2$	25°C	SN54A	HC273	SN74AI	HC273	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLR low	5		6		6		ns
t _W	ruise duration	CLK high or low	5		6.5		6.5		115
	Catur time	Data before CLK↑	5.5		6.5		6.5		no
t _{su}	Setup time	CLR before CLK↑	2.5		2.5		2.5		ns
t _h	Hold time, data after CLK↑		1		1		1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = :	T _A = 25°C		SN54AHC273		SN74AHC273		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
	Pulse duration	CLR low	5		5		5		20	
t _W	ruise duration	CLK high or low	5		5		5		ns	
	Oathur Cara	Data before CLK↑	4.5		4.5		4.5			
t _{su}	Setup time	CLR before CLK↑	2		2		2		ns	
t _h	Hold time, data after CLK↑		1		1		1		ns	

PRODUCT PREVIEW

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN	54AHC2	73		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	MAX	UNIT
	(1141 01)	(0011 01)	OAI AOITANOL	MIN TYP		MAX	IVIIIN	WAX	
4			C _L = 15 pF*	75	120		65		MHz
fmax			C _L = 50 pF	50	75		45		IVITZ
t _{PHL} *	CLR	Q	C _L = 15 pF		8.9	13.6	1	16	ns
^t PLH*	CLK	^	C _I = 15 pF		8.7	13.6	1	16	ns
t _{PHL} *	-	Q	OL = 13 pr		8.7	13.6	1	16	115
t _{PHL}	CLR	Q	C _L = 50 pF		11.4	17.1	1	19.5	ns
t _{PLH}	CLK	_	C _L = 50 pF		11.2	17.1	1	19.5	ns
t _{PHL}	OLK	Q	OL = 30 pr		11.2	17.1	1	19.5	115

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

					SN	74AHC2	73		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	MAX	UNIT
	(01)	(0011 01)	OAI AOITANOL	MIN	TYP	MAX	IVIIIN	WAX	
4			C _L = 15 pF	75	120		65		MHz
f _{max}			C _L = 50 pF	50	75		45		IVITIZ
^t PHL	CLR	Q	C _L = 15 pF		8.9	13.6	1	16	ns
t _{PLH}	CLK	_	C 15 pE		8.7	13.6	1	16	
^t PHL		Q	C _L = 15 pF		8.7	13.6	1	16	ns
t _{PHL}	CLR	Q	$C_{L} = 50 \text{ pF}$		11.4	17.1	1	19.5	ns
t _{PLH}	CLK	_	C _L = 50 pF		11.2	17.1	1	19.5	ns
^t PHL	OLK	Q	GL = 50 pr		11.2	17.1	1	19.5	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 $V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

					SN	54AHC2	73		
PARAMETER	FROM (INPUT)	TO (OUTPUT)		T _A = 25°C			MIN	MAX	UNIT
	(01)	(0011 01)	OAI AGITANGE	MIN	TYP	MAX	IVIIIV	WAX	
4			C _L = 15 pF*	120	165		100		MHz
f _{max}			C _L = 50 pF	80	110		70		IVITIZ
^t PHL*	CLR	Q	C _L = 15 pF		5.2	8.5	1	10	ns
^t PLH*	CLK	•	C _I = 15 pF		5.8	9	1	10.5	ns
^t PHL*	CLK	Q	OL = 13 pr		5.8	9	1	10.5	115
^t PHL	CLR	Q	C _L = 50 pF		6.7	10.5	1	12	ns
^t PLH	CLK	^	C _L = 50 pF		7.3	11	1	12.5	ns
^t PHL	OLK	Q	OL = 30 pr		7.3	11	1	12.5	115

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

					SN	74AHC2	73			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	MAX	UNIT	
	(01)	(0011 01)	OAI AGITANGE	MIN	TYP	MAX	IVIIIV	WAX		
4			C _L = 15 pF	120	165		100		MHz	
f _{max}			C _L = 50 pF	80	110		70		IVITIZ	
^t PHL	CLR	Q	C _L = 15 pF		5.2	8.5	1	10	ns	
^t PLH	CLK	_	C _L = 15 pF		5.8	9	1	10.5	ns	
^t PHL	CLK	Q	CL = 15 pr		5.8	9	1	10.5	115	
^t PHL	CLR	Q	C _L = 50 pF		6.7	10.5	1	12	ns	
^t PLH	CLK		C _I = 50 pF		7.3	11	1	12.5	ns	
^t PHL	CLK	Q	CL = 50 pr		7.3	11	1	12.5	115	

output-skew characteristics, C_L = 50 pF (see Note 4)

Γ			SN74A		
	PARAMETER	vcc	T _A = 25°C	MIN MAX	UNIT
			MIN MAX	IVIIN IVIAA	
Г	tsk(a) Output skew	$3.3 \ V \pm 0.3 \ V$	1.5	1.5	200
	t _{sk(o)} Output skew	5 V ± 0.5 V	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 5)

	PARAMETER		SN74AHC273		
			TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}			0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}			-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}				V
VIH(D)	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.




PRODUCT PREVIEW

operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	No load	31	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_r = 3$ ns, $t_f = 3$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated