

# SN54AHCT595, SN74AHCT595 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

SCLS374A – MAY 1997 – REVISED JUNE 1997

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- 8-Bit Serial-In, Parallel-Out Shift
- Shift Register Has Direct Clear
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


## description

The 'AHCT595 contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear ( $\overline{\text{SRCLR}}$ ) input, serial (SER) input, and serial outputs for cascading. When the output-enable ( $\overline{\text{OE}}$ ) input is high, the outputs are in the high-impedance state.


Both the shift register clock (RCLK) and storage register clock (SRCLK) are positive-edge triggered. If both clocks are connected together, the shift register is always one clock pulse ahead of the storage register.

The SN54AHCT595 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74AHCT595 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

SN54AHCT595 . . . J OR W PACKAGE  
SN74AHCT595 . . . D, DB, N, OR PW PACKAGE  
(TOP VIEW)



SN54AHCT595 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

PRODUCT PREVIEW


SN54AHCT595, SN74AHCT595  
 8-BIT SHIFT REGISTERS  
 WITH 3-STATE OUTPUT REGISTERS  
 SCLS374A – MAY 1997 – REVISED JUNE 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
 Pin numbers shown are for the D, DB, J, N, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, PW, and W packages.

PRODUCT PREVIEW

# SN54AHCT595, SN74AHCT595

## 8-BIT SHIFT REGISTERS

### WITH 3-STATE OUTPUT REGISTERS

SCLS374A – MAY 1997 – REVISED JUNE 1997

#### absolute maximum ratings over operating free-air temperature range†

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through $V_{CC}$ or GND	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package	113°C/W
DB package	131°C/W
N package	78°C/W
PW package	149°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

#### recommended operating conditions (see Note 3)

		SN54AHCT595		SN74AHCT595		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	5.5	0	5.5	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–8		–8	mA
$I_{OL}$	Low-level output current		8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20		20	ns/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			SN54AHCT595		SN74AHCT595		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -8 \text{ mA}$		3.94			3.8		3.8		
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1		0.1		0.1	V
	$I_{OL} = 8 \text{ mA}$				0.36		0.44		0.44	
$I_I$	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μA
$\Delta I_{CC}^\ddagger$	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V			1.35		1.5		1.5	mA
$C_i$	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF

‡ This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .



**SN54AHCT595, SN74AHCT595**  
**8-BIT SHIFT REGISTERS**  
**WITH 3-STATE OUTPUT REGISTERS**  
 SCLS374A – MAY 1997 – REVISED JUNE 1997

**timing requirements over recommended operating free-air temperature range,**  
 **$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)**

		$T_A = 25^\circ\text{C}$		SN54AHCT595		SN74AHCT595		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$	Pulse duration	SRCLK high or low		5	5	5	5	ns
		RCLK high or low		5	5	5	5	
		SRCLR low		5	5	5	5	
$t_{su}$	Setup time	SER before SRCLK $\uparrow$		3	3	3	3	ns
		SRCLK $\uparrow$ before RCLK $\uparrow$		5	5	5	5	
		SRCLR low before RCLK $\uparrow$		5	5	5	5	
		SRCLR high (inactive) before SRCLK $\uparrow$		2.5	2.5	2.5	2.5	
$t_h$	Hold time	SER after SRCLK $\uparrow$		2	2	2	2	ns
		SRCLK $\uparrow$ after RCLK $\uparrow$		0	0	0	0	
		SRCLR low after RCLK $\uparrow$		0	0	0	0	

† This setup time ensures the output register sees stable data from the shift-register outputs. The clocks may be tied together, in which case the output register is one clock pulse behind the shift register.

**switching characteristics over recommended operating free-air temperature range,**  
 **$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	SN54AHCT595				UNIT	
				T <sub>A</sub> = 25°C			MIN		MAX
				MIN	TYP	MAX			
f <sub>max</sub>			C <sub>L</sub> = 15 pF*	135	185	115		MHz	
			C <sub>L</sub> = 50 pF	95	155	85			
t <sub>PLH</sub> *	RCLK	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 15 pF	5.4	7.4	1	8.5	ns	
t <sub>PHL</sub> *				5.4	7.4	1	8.5		
t <sub>PLH</sub> *	SRCLK	Q <sub>H</sub> '	C <sub>L</sub> = 15 pF	6.2	8.2	1	9.4	ns	
t <sub>PHL</sub> *				6.2	8.2	1	9.4		
t <sub>PHL</sub> *	$\overline{\text{SRCLR}}$	Q <sub>H</sub> '	C <sub>L</sub> = 15 pF	5.9	8	1	9.1	ns	
t <sub>PZH</sub> *	$\overline{\text{OE}}$	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 15 pF	4.8	8.6	1	10	ns	
t <sub>PZL</sub> *				4.8	8.6	1	10		
t <sub>PHZ</sub> *	$\overline{\text{OE}}$	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 15 pF					ns	
t <sub>PLZ</sub> *									
t <sub>PLH</sub>	RCLK	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 50 pF	6.9	9.4	1	10.5	ns	
t <sub>PHL</sub>				6.9	9.4	1	10.5		
t <sub>PLH</sub>	SRCLK	Q <sub>H</sub> '	C <sub>L</sub> = 50 pF	7.7	10.2	1	11.4	ns	
t <sub>PHL</sub>				7.7	10.2	1	11.4		
t <sub>PHL</sub>	$\overline{\text{SRCLR}}$	Q <sub>H</sub> '	C <sub>L</sub> = 50 pF	7.4	10	1	11.1	ns	
t <sub>PZH</sub>	$\overline{\text{OE}}$	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 50 pF	8.3	10.6	1	12	ns	
t <sub>PZL</sub>				8.3	10.6	1	12		
t <sub>PHZ</sub>	$\overline{\text{OE}}$	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 50 pF	7.6	10.3	1	11	ns	
t <sub>PLZ</sub>				7.6	10.3	1	11		

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

PRODUCT PREVIEW

# SN54AHCT595, SN74AHCT595

## 8-BIT SHIFT REGISTERS

### WITH 3-STATE OUTPUT REGISTERS

SCLS374A – MAY 1997 – REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	SN74AHCT595				UNIT	
				T <sub>A</sub> = 25°C			MIN		MAX
				MIN	TYP	MAX			
f <sub>max</sub>			C <sub>L</sub> = 15 pF	135	185	115	MHz		
			C <sub>L</sub> = 50 pF	95	155	85			
t <sub>PLH</sub>	RCLK	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 15 pF	5.4	7.4	1	8.5	ns	
t <sub>PHL</sub>				5.4	7.4	1	8.5		
t <sub>PLH</sub>	SRCLK	Q <sub>H</sub> '	C <sub>L</sub> = 15 pF	6.2	8.2	1	9.4	ns	
t <sub>PHL</sub>				6.2	8.2	1	9.4		
t <sub>PHL</sub>	$\overline{\text{SRCLR}}$	Q <sub>H</sub> '	C <sub>L</sub> = 15 pF	5.9	8	1	9.1	ns	
t <sub>PZH</sub>	$\overline{\text{OE}}$	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 15 pF	4.8	8.6	1	10	ns	
t <sub>PZL</sub>				4.8	8.6	1	10		
t <sub>PHZ</sub>	$\overline{\text{OE}}$	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 15 pF					ns	
t <sub>PLZ</sub>									
t <sub>PLH</sub>	RCLK	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 50 pF	6.9	9.4	1	10.5	ns	
t <sub>PHL</sub>				6.9	9.4	1	10.5		
t <sub>PLH</sub>	SRCLK	Q <sub>H</sub> '	C <sub>L</sub> = 50 pF	7.7	10.2	1	11.4	ns	
t <sub>PHL</sub>				7.7	10.2	1	11.4		
t <sub>PHL</sub>	$\overline{\text{SRCLR}}$	Q <sub>H</sub> '	C <sub>L</sub> = 50 pF	7.4	10	1	11.1	ns	
t <sub>PZH</sub>	$\overline{\text{OE}}$	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 50 pF	8.3	10.6	1	12	ns	
t <sub>PZL</sub>				8.3	10.6	1	12		
t <sub>PHZ</sub>	$\overline{\text{OE}}$	Q <sub>A</sub> –Q <sub>H</sub>	C <sub>L</sub> = 50 pF	7.6	10.3	1	11	ns	
t <sub>PLZ</sub>				7.6	10.3	1	11		

output-skew characteristics,  $C_L = 50\text{ pF}$  (see Note 4)

PARAMETER	V <sub>CC</sub>	SN74AHCT595				UNIT
		T <sub>A</sub> = 25°C		MIN	MAX	
		MIN	MAX			
t <sub>sk(o)</sub> Output skew	5 V ± 0.5 V	1		1	ns	

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5\text{ V}$ ,  $C_L = 50\text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)

PARAMETER	SN74AHCT595		UNIT
	MIN	MAX	
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$		0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$		-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$			V
$V_{IH(D)}$ High-level dynamic input voltage		2	V
$V_{IL(D)}$ Low-level dynamic input voltage		0.8	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{\text{pd}}$ Power dissipation capacitance	No load, $f = 1\text{ MHz}$	87	pF




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS  
PULSE DURATION




VOLTAGE WAVEFORMS  
DELAY TIMES

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.