
- Inputs Are TTL-Voltage Compatible
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'AHCT165 are 8-bit parallel-load shift registers that, when clocked, shift the data toward a serial (Q_H) output. Parallel-in access to each stage is provided by eight individual direct data (A–H) inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. The 'AHCT165 also feature a clock-inhibit (CLK INH) function and a complementary serial (\overline{Q}_H) output.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. While SH/LD is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

SN54AHCT165 . . . J OR W PACKAGE SN74AHCT165 . . . D, DB, N, OR PW PACKAGE (TOP VIEW)



SN54AHCT165...FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54AHCT165 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT165 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




FUNCTION TABLE

	INPUT	FUNCTION	
SH/LD	CLK	CLK INH	FUNCTION
L	Х	Х	Parallel load
Н	Н	Χ	No change
Н	Χ	Н	No change
Н	L	1	Shift [†]
н	\uparrow	L	Shift [†]


[†] Shift = content of each internal register shifts toward serial output QH. Data at SER is shifted into the first register.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.


logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, PW, and W packages.



typical shift, load, and inhibit sequence



absolute maximum ratings over operating free-air temperature range

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		\cdot . -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		—20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CO}$	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ _{.IA} (see Note 2)): D package	113°C/W
, 3 ,11,	DB package	
	N package	78°C/W
	PW package	149°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions (see Note 3)

		SN54AHCT165		SN74AH	UNIT	
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-8		-8	mA
l _{OL}	Low-level output current		8		8	mA
Δt/Δν	Input transition rise or fall rate		20		20	ns/V
TA	Operating free-air temperature	- 55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			SN54AH	CT165	SN74AHCT165		UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vari	IOH = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		V
Val	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	V
lį	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
Δl _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA
C _i	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF

[‡] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

PRODUCT PREVIEW

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		SN54AH	CT165 SN74AHCT165		CT165	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLK high or low							no
t _W	ruise duration	SH/LD low							ns
		CLK INH high before CLK↑							
		CLK INH low before CLK↑							
t _{su}	Setup time	Data before SH/ LD ↓							ns
		SER before CLK↑							
		SH/LD high before CLK↑							
ļ.,	Hold time	SER data after CLK↑							ns
^t h	noid time	PAR data after SH/LD↓							115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T,	T _A = 25°C			MAV	UNIT
	(1147-01)	(0011 01)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	
			C _L = 15 pF*						MHz
f _{max}			C _L = 50 pF						IVITZ
^t PLH*	SH/ LD	0 0 0	C _L = 15 pF						ns
^t PHL*	SH/LD	Q _H or \overline{Q}_{H}	OL = 13 με						115
^t PLH*	CLK	0 0 0	CL = 15 pF						ns
^t PHL*	CLK	Q_H or \overline{Q}_H	OL = 13 pi						115
^t PLH*	н	0	CL = 15 pF						ns
^t PHL*	11	Q _H or \overline{Q}_{H}	OL = 13 μF						115
^t PLH	SH/ LD	0	C _L = 50 pF						ns
^t PHL	SH/LD	Q _H or \overline{Q}_{H}	CL = 30 μr						115
^t PLH	CLK	001.0	C _I = 50 pF						ns
^t PHL	OLK	Q _H or \overline{Q}_{H}	OL = 30 pi						115
^t PLH	н	Q _H or Q _H	CL = 50 pF						ns
^t PHL] ''	T CHOICH	OL = 50 pr						115

^{*} On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

PRODUCT PREVIEW

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN MAX	MAX	UNIT
	(01)	(0011 01)	OAI AGITANGE	MIN	TYP	MAX	IVIIIV	IVIAA	
f			C _L = 15 pF						MHz
f _{max}			C _L = 50 pF						IVITIZ
^t PLH	SH/ LD	Q _H or \overline{Q}_{H}	C _L = 15 pF						ns
^t PHL	SH/LD	QH or QH	OL = 13 pr						115
^t PLH	CLK	0	C _I = 15 pF						ns
^t PHL	OLK	Q _H or \overline{Q}_{H}	OL = 13 pi						115
^t PLH	Н	Q_H or \overline{Q}_H	C _L = 15 pF						ns
^t PHL	11	QH OF QH	OL = 13 pi						115
^t PLH	SH/LD	Q _H or \overline{Q}_{H}	C _L = 50 pF						ns
^t PHL	SH/LD	QH OI QH	OL = 30 pi						115
^t PLH	CLK	0	C _L = 50 pF						ns
^t PHL	OLIX	Q _H or \overline{Q}_{H}	OL = 30 bi						113
^t PLH	Н	Q _H or \overline{Q}_{H}	C _L = 50 pF						ns
^t PHL	11	ЧН ∪ ЧН	OL = 30 bi						113

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)


	PARAMETER		SN74AHCT165		
	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic VOL		0.4	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.4	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}				V
VIH(D)	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz		pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated